cvmx-pciercx-defs.h 79.9 KB
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175
/***********************license start***************
 * Author: Cavium Networks
 *
 * Contact: support@caviumnetworks.com
 * This file is part of the OCTEON SDK
 *
 * Copyright (c) 2003-2012 Cavium Networks
 *
 * This file is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, Version 2, as
 * published by the Free Software Foundation.
 *
 * This file is distributed in the hope that it will be useful, but
 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
 * NONINFRINGEMENT.  See the GNU General Public License for more
 * details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this file; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 * or visit http://www.gnu.org/licenses/.
 *
 * This file may also be available under a different license from Cavium.
 * Contact Cavium Networks for more information
 ***********************license end**************************************/

#ifndef __CVMX_PCIERCX_DEFS_H__
#define __CVMX_PCIERCX_DEFS_H__

#define CVMX_PCIERCX_CFG000(block_id) (0x0000000000000000ull)
#define CVMX_PCIERCX_CFG001(block_id) (0x0000000000000004ull)
#define CVMX_PCIERCX_CFG002(block_id) (0x0000000000000008ull)
#define CVMX_PCIERCX_CFG003(block_id) (0x000000000000000Cull)
#define CVMX_PCIERCX_CFG004(block_id) (0x0000000000000010ull)
#define CVMX_PCIERCX_CFG005(block_id) (0x0000000000000014ull)
#define CVMX_PCIERCX_CFG006(block_id) (0x0000000000000018ull)
#define CVMX_PCIERCX_CFG007(block_id) (0x000000000000001Cull)
#define CVMX_PCIERCX_CFG008(block_id) (0x0000000000000020ull)
#define CVMX_PCIERCX_CFG009(block_id) (0x0000000000000024ull)
#define CVMX_PCIERCX_CFG010(block_id) (0x0000000000000028ull)
#define CVMX_PCIERCX_CFG011(block_id) (0x000000000000002Cull)
#define CVMX_PCIERCX_CFG012(block_id) (0x0000000000000030ull)
#define CVMX_PCIERCX_CFG013(block_id) (0x0000000000000034ull)
#define CVMX_PCIERCX_CFG014(block_id) (0x0000000000000038ull)
#define CVMX_PCIERCX_CFG015(block_id) (0x000000000000003Cull)
#define CVMX_PCIERCX_CFG016(block_id) (0x0000000000000040ull)
#define CVMX_PCIERCX_CFG017(block_id) (0x0000000000000044ull)
#define CVMX_PCIERCX_CFG020(block_id) (0x0000000000000050ull)
#define CVMX_PCIERCX_CFG021(block_id) (0x0000000000000054ull)
#define CVMX_PCIERCX_CFG022(block_id) (0x0000000000000058ull)
#define CVMX_PCIERCX_CFG023(block_id) (0x000000000000005Cull)
#define CVMX_PCIERCX_CFG028(block_id) (0x0000000000000070ull)
#define CVMX_PCIERCX_CFG029(block_id) (0x0000000000000074ull)
#define CVMX_PCIERCX_CFG030(block_id) (0x0000000000000078ull)
#define CVMX_PCIERCX_CFG031(block_id) (0x000000000000007Cull)
#define CVMX_PCIERCX_CFG032(block_id) (0x0000000000000080ull)
#define CVMX_PCIERCX_CFG033(block_id) (0x0000000000000084ull)
#define CVMX_PCIERCX_CFG034(block_id) (0x0000000000000088ull)
#define CVMX_PCIERCX_CFG035(block_id) (0x000000000000008Cull)
#define CVMX_PCIERCX_CFG036(block_id) (0x0000000000000090ull)
#define CVMX_PCIERCX_CFG037(block_id) (0x0000000000000094ull)
#define CVMX_PCIERCX_CFG038(block_id) (0x0000000000000098ull)
#define CVMX_PCIERCX_CFG039(block_id) (0x000000000000009Cull)
#define CVMX_PCIERCX_CFG040(block_id) (0x00000000000000A0ull)
#define CVMX_PCIERCX_CFG041(block_id) (0x00000000000000A4ull)
#define CVMX_PCIERCX_CFG042(block_id) (0x00000000000000A8ull)
#define CVMX_PCIERCX_CFG064(block_id) (0x0000000000000100ull)
#define CVMX_PCIERCX_CFG065(block_id) (0x0000000000000104ull)
#define CVMX_PCIERCX_CFG066(block_id) (0x0000000000000108ull)
#define CVMX_PCIERCX_CFG067(block_id) (0x000000000000010Cull)
#define CVMX_PCIERCX_CFG068(block_id) (0x0000000000000110ull)
#define CVMX_PCIERCX_CFG069(block_id) (0x0000000000000114ull)
#define CVMX_PCIERCX_CFG070(block_id) (0x0000000000000118ull)
#define CVMX_PCIERCX_CFG071(block_id) (0x000000000000011Cull)
#define CVMX_PCIERCX_CFG072(block_id) (0x0000000000000120ull)
#define CVMX_PCIERCX_CFG073(block_id) (0x0000000000000124ull)
#define CVMX_PCIERCX_CFG074(block_id) (0x0000000000000128ull)
#define CVMX_PCIERCX_CFG075(block_id) (0x000000000000012Cull)
#define CVMX_PCIERCX_CFG076(block_id) (0x0000000000000130ull)
#define CVMX_PCIERCX_CFG077(block_id) (0x0000000000000134ull)
#define CVMX_PCIERCX_CFG448(block_id) (0x0000000000000700ull)
#define CVMX_PCIERCX_CFG449(block_id) (0x0000000000000704ull)
#define CVMX_PCIERCX_CFG450(block_id) (0x0000000000000708ull)
#define CVMX_PCIERCX_CFG451(block_id) (0x000000000000070Cull)
#define CVMX_PCIERCX_CFG452(block_id) (0x0000000000000710ull)
#define CVMX_PCIERCX_CFG453(block_id) (0x0000000000000714ull)
#define CVMX_PCIERCX_CFG454(block_id) (0x0000000000000718ull)
#define CVMX_PCIERCX_CFG455(block_id) (0x000000000000071Cull)
#define CVMX_PCIERCX_CFG456(block_id) (0x0000000000000720ull)
#define CVMX_PCIERCX_CFG458(block_id) (0x0000000000000728ull)
#define CVMX_PCIERCX_CFG459(block_id) (0x000000000000072Cull)
#define CVMX_PCIERCX_CFG460(block_id) (0x0000000000000730ull)
#define CVMX_PCIERCX_CFG461(block_id) (0x0000000000000734ull)
#define CVMX_PCIERCX_CFG462(block_id) (0x0000000000000738ull)
#define CVMX_PCIERCX_CFG463(block_id) (0x000000000000073Cull)
#define CVMX_PCIERCX_CFG464(block_id) (0x0000000000000740ull)
#define CVMX_PCIERCX_CFG465(block_id) (0x0000000000000744ull)
#define CVMX_PCIERCX_CFG466(block_id) (0x0000000000000748ull)
#define CVMX_PCIERCX_CFG467(block_id) (0x000000000000074Cull)
#define CVMX_PCIERCX_CFG468(block_id) (0x0000000000000750ull)
#define CVMX_PCIERCX_CFG490(block_id) (0x00000000000007A8ull)
#define CVMX_PCIERCX_CFG491(block_id) (0x00000000000007ACull)
#define CVMX_PCIERCX_CFG492(block_id) (0x00000000000007B0ull)
#define CVMX_PCIERCX_CFG515(block_id) (0x000000000000080Cull)
#define CVMX_PCIERCX_CFG516(block_id) (0x0000000000000810ull)
#define CVMX_PCIERCX_CFG517(block_id) (0x0000000000000814ull)

union cvmx_pciercx_cfg000 {
	uint32_t u32;
	struct cvmx_pciercx_cfg000_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t devid:16;
		uint32_t vendid:16;
#else
		uint32_t vendid:16;
		uint32_t devid:16;
#endif
	} s;
	struct cvmx_pciercx_cfg000_s cn52xx;
	struct cvmx_pciercx_cfg000_s cn52xxp1;
	struct cvmx_pciercx_cfg000_s cn56xx;
	struct cvmx_pciercx_cfg000_s cn56xxp1;
	struct cvmx_pciercx_cfg000_s cn61xx;
	struct cvmx_pciercx_cfg000_s cn63xx;
	struct cvmx_pciercx_cfg000_s cn63xxp1;
	struct cvmx_pciercx_cfg000_s cn66xx;
	struct cvmx_pciercx_cfg000_s cn68xx;
	struct cvmx_pciercx_cfg000_s cn68xxp1;
	struct cvmx_pciercx_cfg000_s cnf71xx;
};

union cvmx_pciercx_cfg001 {
	uint32_t u32;
	struct cvmx_pciercx_cfg001_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t dpe:1;
		uint32_t sse:1;
		uint32_t rma:1;
		uint32_t rta:1;
		uint32_t sta:1;
		uint32_t devt:2;
		uint32_t mdpe:1;
		uint32_t fbb:1;
		uint32_t reserved_22_22:1;
		uint32_t m66:1;
		uint32_t cl:1;
		uint32_t i_stat:1;
		uint32_t reserved_11_18:8;
		uint32_t i_dis:1;
		uint32_t fbbe:1;
		uint32_t see:1;
		uint32_t ids_wcc:1;
		uint32_t per:1;
		uint32_t vps:1;
		uint32_t mwice:1;
		uint32_t scse:1;
		uint32_t me:1;
		uint32_t msae:1;
		uint32_t isae:1;
#else
		uint32_t isae:1;
		uint32_t msae:1;
		uint32_t me:1;
		uint32_t scse:1;
		uint32_t mwice:1;
		uint32_t vps:1;
		uint32_t per:1;
		uint32_t ids_wcc:1;
		uint32_t see:1;
		uint32_t fbbe:1;
		uint32_t i_dis:1;
		uint32_t reserved_11_18:8;
		uint32_t i_stat:1;
		uint32_t cl:1;
		uint32_t m66:1;
		uint32_t reserved_22_22:1;
		uint32_t fbb:1;
		uint32_t mdpe:1;
		uint32_t devt:2;
		uint32_t sta:1;
		uint32_t rta:1;
		uint32_t rma:1;
		uint32_t sse:1;
		uint32_t dpe:1;
#endif
	} s;
	struct cvmx_pciercx_cfg001_s cn52xx;
	struct cvmx_pciercx_cfg001_s cn52xxp1;
	struct cvmx_pciercx_cfg001_s cn56xx;
	struct cvmx_pciercx_cfg001_s cn56xxp1;
	struct cvmx_pciercx_cfg001_s cn61xx;
	struct cvmx_pciercx_cfg001_s cn63xx;
	struct cvmx_pciercx_cfg001_s cn63xxp1;
	struct cvmx_pciercx_cfg001_s cn66xx;
	struct cvmx_pciercx_cfg001_s cn68xx;
	struct cvmx_pciercx_cfg001_s cn68xxp1;
	struct cvmx_pciercx_cfg001_s cnf71xx;
};

union cvmx_pciercx_cfg002 {
	uint32_t u32;
	struct cvmx_pciercx_cfg002_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t bcc:8;
		uint32_t sc:8;
		uint32_t pi:8;
		uint32_t rid:8;
#else
		uint32_t rid:8;
		uint32_t pi:8;
		uint32_t sc:8;
		uint32_t bcc:8;
#endif
	} s;
	struct cvmx_pciercx_cfg002_s cn52xx;
	struct cvmx_pciercx_cfg002_s cn52xxp1;
	struct cvmx_pciercx_cfg002_s cn56xx;
	struct cvmx_pciercx_cfg002_s cn56xxp1;
	struct cvmx_pciercx_cfg002_s cn61xx;
	struct cvmx_pciercx_cfg002_s cn63xx;
	struct cvmx_pciercx_cfg002_s cn63xxp1;
	struct cvmx_pciercx_cfg002_s cn66xx;
	struct cvmx_pciercx_cfg002_s cn68xx;
	struct cvmx_pciercx_cfg002_s cn68xxp1;
	struct cvmx_pciercx_cfg002_s cnf71xx;
};

union cvmx_pciercx_cfg003 {
	uint32_t u32;
	struct cvmx_pciercx_cfg003_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t bist:8;
		uint32_t mfd:1;
		uint32_t chf:7;
		uint32_t lt:8;
		uint32_t cls:8;
#else
		uint32_t cls:8;
		uint32_t lt:8;
		uint32_t chf:7;
		uint32_t mfd:1;
		uint32_t bist:8;
#endif
	} s;
	struct cvmx_pciercx_cfg003_s cn52xx;
	struct cvmx_pciercx_cfg003_s cn52xxp1;
	struct cvmx_pciercx_cfg003_s cn56xx;
	struct cvmx_pciercx_cfg003_s cn56xxp1;
	struct cvmx_pciercx_cfg003_s cn61xx;
	struct cvmx_pciercx_cfg003_s cn63xx;
	struct cvmx_pciercx_cfg003_s cn63xxp1;
	struct cvmx_pciercx_cfg003_s cn66xx;
	struct cvmx_pciercx_cfg003_s cn68xx;
	struct cvmx_pciercx_cfg003_s cn68xxp1;
	struct cvmx_pciercx_cfg003_s cnf71xx;
};

union cvmx_pciercx_cfg004 {
	uint32_t u32;
	struct cvmx_pciercx_cfg004_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_0_31:32;
#else
		uint32_t reserved_0_31:32;
#endif
	} s;
	struct cvmx_pciercx_cfg004_s cn52xx;
	struct cvmx_pciercx_cfg004_s cn52xxp1;
	struct cvmx_pciercx_cfg004_s cn56xx;
	struct cvmx_pciercx_cfg004_s cn56xxp1;
	struct cvmx_pciercx_cfg004_s cn61xx;
	struct cvmx_pciercx_cfg004_s cn63xx;
	struct cvmx_pciercx_cfg004_s cn63xxp1;
	struct cvmx_pciercx_cfg004_s cn66xx;
	struct cvmx_pciercx_cfg004_s cn68xx;
	struct cvmx_pciercx_cfg004_s cn68xxp1;
	struct cvmx_pciercx_cfg004_s cnf71xx;
};

union cvmx_pciercx_cfg005 {
	uint32_t u32;
	struct cvmx_pciercx_cfg005_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_0_31:32;
#else
		uint32_t reserved_0_31:32;
#endif
	} s;
	struct cvmx_pciercx_cfg005_s cn52xx;
	struct cvmx_pciercx_cfg005_s cn52xxp1;
	struct cvmx_pciercx_cfg005_s cn56xx;
	struct cvmx_pciercx_cfg005_s cn56xxp1;
	struct cvmx_pciercx_cfg005_s cn61xx;
	struct cvmx_pciercx_cfg005_s cn63xx;
	struct cvmx_pciercx_cfg005_s cn63xxp1;
	struct cvmx_pciercx_cfg005_s cn66xx;
	struct cvmx_pciercx_cfg005_s cn68xx;
	struct cvmx_pciercx_cfg005_s cn68xxp1;
	struct cvmx_pciercx_cfg005_s cnf71xx;
};

union cvmx_pciercx_cfg006 {
	uint32_t u32;
	struct cvmx_pciercx_cfg006_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t slt:8;
		uint32_t subbnum:8;
		uint32_t sbnum:8;
		uint32_t pbnum:8;
#else
		uint32_t pbnum:8;
		uint32_t sbnum:8;
		uint32_t subbnum:8;
		uint32_t slt:8;
#endif
	} s;
	struct cvmx_pciercx_cfg006_s cn52xx;
	struct cvmx_pciercx_cfg006_s cn52xxp1;
	struct cvmx_pciercx_cfg006_s cn56xx;
	struct cvmx_pciercx_cfg006_s cn56xxp1;
	struct cvmx_pciercx_cfg006_s cn61xx;
	struct cvmx_pciercx_cfg006_s cn63xx;
	struct cvmx_pciercx_cfg006_s cn63xxp1;
	struct cvmx_pciercx_cfg006_s cn66xx;
	struct cvmx_pciercx_cfg006_s cn68xx;
	struct cvmx_pciercx_cfg006_s cn68xxp1;
	struct cvmx_pciercx_cfg006_s cnf71xx;
};

union cvmx_pciercx_cfg007 {
	uint32_t u32;
	struct cvmx_pciercx_cfg007_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t dpe:1;
		uint32_t sse:1;
		uint32_t rma:1;
		uint32_t rta:1;
		uint32_t sta:1;
		uint32_t devt:2;
		uint32_t mdpe:1;
		uint32_t fbb:1;
		uint32_t reserved_22_22:1;
		uint32_t m66:1;
		uint32_t reserved_16_20:5;
		uint32_t lio_limi:4;
		uint32_t reserved_9_11:3;
		uint32_t io32b:1;
		uint32_t lio_base:4;
		uint32_t reserved_1_3:3;
		uint32_t io32a:1;
#else
		uint32_t io32a:1;
		uint32_t reserved_1_3:3;
		uint32_t lio_base:4;
		uint32_t io32b:1;
		uint32_t reserved_9_11:3;
		uint32_t lio_limi:4;
		uint32_t reserved_16_20:5;
		uint32_t m66:1;
		uint32_t reserved_22_22:1;
		uint32_t fbb:1;
		uint32_t mdpe:1;
		uint32_t devt:2;
		uint32_t sta:1;
		uint32_t rta:1;
		uint32_t rma:1;
		uint32_t sse:1;
		uint32_t dpe:1;
#endif
	} s;
	struct cvmx_pciercx_cfg007_s cn52xx;
	struct cvmx_pciercx_cfg007_s cn52xxp1;
	struct cvmx_pciercx_cfg007_s cn56xx;
	struct cvmx_pciercx_cfg007_s cn56xxp1;
	struct cvmx_pciercx_cfg007_s cn61xx;
	struct cvmx_pciercx_cfg007_s cn63xx;
	struct cvmx_pciercx_cfg007_s cn63xxp1;
	struct cvmx_pciercx_cfg007_s cn66xx;
	struct cvmx_pciercx_cfg007_s cn68xx;
	struct cvmx_pciercx_cfg007_s cn68xxp1;
	struct cvmx_pciercx_cfg007_s cnf71xx;
};

union cvmx_pciercx_cfg008 {
	uint32_t u32;
	struct cvmx_pciercx_cfg008_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t ml_addr:12;
		uint32_t reserved_16_19:4;
		uint32_t mb_addr:12;
		uint32_t reserved_0_3:4;
#else
		uint32_t reserved_0_3:4;
		uint32_t mb_addr:12;
		uint32_t reserved_16_19:4;
		uint32_t ml_addr:12;
#endif
	} s;
	struct cvmx_pciercx_cfg008_s cn52xx;
	struct cvmx_pciercx_cfg008_s cn52xxp1;
	struct cvmx_pciercx_cfg008_s cn56xx;
	struct cvmx_pciercx_cfg008_s cn56xxp1;
	struct cvmx_pciercx_cfg008_s cn61xx;
	struct cvmx_pciercx_cfg008_s cn63xx;
	struct cvmx_pciercx_cfg008_s cn63xxp1;
	struct cvmx_pciercx_cfg008_s cn66xx;
	struct cvmx_pciercx_cfg008_s cn68xx;
	struct cvmx_pciercx_cfg008_s cn68xxp1;
	struct cvmx_pciercx_cfg008_s cnf71xx;
};

union cvmx_pciercx_cfg009 {
	uint32_t u32;
	struct cvmx_pciercx_cfg009_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t lmem_limit:12;
		uint32_t reserved_17_19:3;
		uint32_t mem64b:1;
		uint32_t lmem_base:12;
		uint32_t reserved_1_3:3;
		uint32_t mem64a:1;
#else
		uint32_t mem64a:1;
		uint32_t reserved_1_3:3;
		uint32_t lmem_base:12;
		uint32_t mem64b:1;
		uint32_t reserved_17_19:3;
		uint32_t lmem_limit:12;
#endif
	} s;
	struct cvmx_pciercx_cfg009_s cn52xx;
	struct cvmx_pciercx_cfg009_s cn52xxp1;
	struct cvmx_pciercx_cfg009_s cn56xx;
	struct cvmx_pciercx_cfg009_s cn56xxp1;
	struct cvmx_pciercx_cfg009_s cn61xx;
	struct cvmx_pciercx_cfg009_s cn63xx;
	struct cvmx_pciercx_cfg009_s cn63xxp1;
	struct cvmx_pciercx_cfg009_s cn66xx;
	struct cvmx_pciercx_cfg009_s cn68xx;
	struct cvmx_pciercx_cfg009_s cn68xxp1;
	struct cvmx_pciercx_cfg009_s cnf71xx;
};

union cvmx_pciercx_cfg010 {
	uint32_t u32;
	struct cvmx_pciercx_cfg010_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t umem_base:32;
#else
		uint32_t umem_base:32;
#endif
	} s;
	struct cvmx_pciercx_cfg010_s cn52xx;
	struct cvmx_pciercx_cfg010_s cn52xxp1;
	struct cvmx_pciercx_cfg010_s cn56xx;
	struct cvmx_pciercx_cfg010_s cn56xxp1;
	struct cvmx_pciercx_cfg010_s cn61xx;
	struct cvmx_pciercx_cfg010_s cn63xx;
	struct cvmx_pciercx_cfg010_s cn63xxp1;
	struct cvmx_pciercx_cfg010_s cn66xx;
	struct cvmx_pciercx_cfg010_s cn68xx;
	struct cvmx_pciercx_cfg010_s cn68xxp1;
	struct cvmx_pciercx_cfg010_s cnf71xx;
};

union cvmx_pciercx_cfg011 {
	uint32_t u32;
	struct cvmx_pciercx_cfg011_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t umem_limit:32;
#else
		uint32_t umem_limit:32;
#endif
	} s;
	struct cvmx_pciercx_cfg011_s cn52xx;
	struct cvmx_pciercx_cfg011_s cn52xxp1;
	struct cvmx_pciercx_cfg011_s cn56xx;
	struct cvmx_pciercx_cfg011_s cn56xxp1;
	struct cvmx_pciercx_cfg011_s cn61xx;
	struct cvmx_pciercx_cfg011_s cn63xx;
	struct cvmx_pciercx_cfg011_s cn63xxp1;
	struct cvmx_pciercx_cfg011_s cn66xx;
	struct cvmx_pciercx_cfg011_s cn68xx;
	struct cvmx_pciercx_cfg011_s cn68xxp1;
	struct cvmx_pciercx_cfg011_s cnf71xx;
};

union cvmx_pciercx_cfg012 {
	uint32_t u32;
	struct cvmx_pciercx_cfg012_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t uio_limit:16;
		uint32_t uio_base:16;
#else
		uint32_t uio_base:16;
		uint32_t uio_limit:16;
#endif
	} s;
	struct cvmx_pciercx_cfg012_s cn52xx;
	struct cvmx_pciercx_cfg012_s cn52xxp1;
	struct cvmx_pciercx_cfg012_s cn56xx;
	struct cvmx_pciercx_cfg012_s cn56xxp1;
	struct cvmx_pciercx_cfg012_s cn61xx;
	struct cvmx_pciercx_cfg012_s cn63xx;
	struct cvmx_pciercx_cfg012_s cn63xxp1;
	struct cvmx_pciercx_cfg012_s cn66xx;
	struct cvmx_pciercx_cfg012_s cn68xx;
	struct cvmx_pciercx_cfg012_s cn68xxp1;
	struct cvmx_pciercx_cfg012_s cnf71xx;
};

union cvmx_pciercx_cfg013 {
	uint32_t u32;
	struct cvmx_pciercx_cfg013_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_8_31:24;
		uint32_t cp:8;
#else
		uint32_t cp:8;
		uint32_t reserved_8_31:24;
#endif
	} s;
	struct cvmx_pciercx_cfg013_s cn52xx;
	struct cvmx_pciercx_cfg013_s cn52xxp1;
	struct cvmx_pciercx_cfg013_s cn56xx;
	struct cvmx_pciercx_cfg013_s cn56xxp1;
	struct cvmx_pciercx_cfg013_s cn61xx;
	struct cvmx_pciercx_cfg013_s cn63xx;
	struct cvmx_pciercx_cfg013_s cn63xxp1;
	struct cvmx_pciercx_cfg013_s cn66xx;
	struct cvmx_pciercx_cfg013_s cn68xx;
	struct cvmx_pciercx_cfg013_s cn68xxp1;
	struct cvmx_pciercx_cfg013_s cnf71xx;
};

union cvmx_pciercx_cfg014 {
	uint32_t u32;
	struct cvmx_pciercx_cfg014_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_0_31:32;
#else
		uint32_t reserved_0_31:32;
#endif
	} s;
	struct cvmx_pciercx_cfg014_s cn52xx;
	struct cvmx_pciercx_cfg014_s cn52xxp1;
	struct cvmx_pciercx_cfg014_s cn56xx;
	struct cvmx_pciercx_cfg014_s cn56xxp1;
	struct cvmx_pciercx_cfg014_s cn61xx;
	struct cvmx_pciercx_cfg014_s cn63xx;
	struct cvmx_pciercx_cfg014_s cn63xxp1;
	struct cvmx_pciercx_cfg014_s cn66xx;
	struct cvmx_pciercx_cfg014_s cn68xx;
	struct cvmx_pciercx_cfg014_s cn68xxp1;
	struct cvmx_pciercx_cfg014_s cnf71xx;
};

union cvmx_pciercx_cfg015 {
	uint32_t u32;
	struct cvmx_pciercx_cfg015_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_28_31:4;
		uint32_t dtsees:1;
		uint32_t dts:1;
		uint32_t sdt:1;
		uint32_t pdt:1;
		uint32_t fbbe:1;
		uint32_t sbrst:1;
		uint32_t mam:1;
		uint32_t vga16d:1;
		uint32_t vgae:1;
		uint32_t isae:1;
		uint32_t see:1;
		uint32_t pere:1;
		uint32_t inta:8;
		uint32_t il:8;
#else
		uint32_t il:8;
		uint32_t inta:8;
		uint32_t pere:1;
		uint32_t see:1;
		uint32_t isae:1;
		uint32_t vgae:1;
		uint32_t vga16d:1;
		uint32_t mam:1;
		uint32_t sbrst:1;
		uint32_t fbbe:1;
		uint32_t pdt:1;
		uint32_t sdt:1;
		uint32_t dts:1;
		uint32_t dtsees:1;
		uint32_t reserved_28_31:4;
#endif
	} s;
	struct cvmx_pciercx_cfg015_s cn52xx;
	struct cvmx_pciercx_cfg015_s cn52xxp1;
	struct cvmx_pciercx_cfg015_s cn56xx;
	struct cvmx_pciercx_cfg015_s cn56xxp1;
	struct cvmx_pciercx_cfg015_s cn61xx;
	struct cvmx_pciercx_cfg015_s cn63xx;
	struct cvmx_pciercx_cfg015_s cn63xxp1;
	struct cvmx_pciercx_cfg015_s cn66xx;
	struct cvmx_pciercx_cfg015_s cn68xx;
	struct cvmx_pciercx_cfg015_s cn68xxp1;
	struct cvmx_pciercx_cfg015_s cnf71xx;
};

union cvmx_pciercx_cfg016 {
	uint32_t u32;
	struct cvmx_pciercx_cfg016_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t pmes:5;
		uint32_t d2s:1;
		uint32_t d1s:1;
		uint32_t auxc:3;
		uint32_t dsi:1;
		uint32_t reserved_20_20:1;
		uint32_t pme_clock:1;
		uint32_t pmsv:3;
		uint32_t ncp:8;
		uint32_t pmcid:8;
#else
		uint32_t pmcid:8;
		uint32_t ncp:8;
		uint32_t pmsv:3;
		uint32_t pme_clock:1;
		uint32_t reserved_20_20:1;
		uint32_t dsi:1;
		uint32_t auxc:3;
		uint32_t d1s:1;
		uint32_t d2s:1;
		uint32_t pmes:5;
#endif
	} s;
	struct cvmx_pciercx_cfg016_s cn52xx;
	struct cvmx_pciercx_cfg016_s cn52xxp1;
	struct cvmx_pciercx_cfg016_s cn56xx;
	struct cvmx_pciercx_cfg016_s cn56xxp1;
	struct cvmx_pciercx_cfg016_s cn61xx;
	struct cvmx_pciercx_cfg016_s cn63xx;
	struct cvmx_pciercx_cfg016_s cn63xxp1;
	struct cvmx_pciercx_cfg016_s cn66xx;
	struct cvmx_pciercx_cfg016_s cn68xx;
	struct cvmx_pciercx_cfg016_s cn68xxp1;
	struct cvmx_pciercx_cfg016_s cnf71xx;
};

union cvmx_pciercx_cfg017 {
	uint32_t u32;
	struct cvmx_pciercx_cfg017_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t pmdia:8;
		uint32_t bpccee:1;
		uint32_t bd3h:1;
		uint32_t reserved_16_21:6;
		uint32_t pmess:1;
		uint32_t pmedsia:2;
		uint32_t pmds:4;
		uint32_t pmeens:1;
		uint32_t reserved_4_7:4;
		uint32_t nsr:1;
		uint32_t reserved_2_2:1;
		uint32_t ps:2;
#else
		uint32_t ps:2;
		uint32_t reserved_2_2:1;
		uint32_t nsr:1;
		uint32_t reserved_4_7:4;
		uint32_t pmeens:1;
		uint32_t pmds:4;
		uint32_t pmedsia:2;
		uint32_t pmess:1;
		uint32_t reserved_16_21:6;
		uint32_t bd3h:1;
		uint32_t bpccee:1;
		uint32_t pmdia:8;
#endif
	} s;
	struct cvmx_pciercx_cfg017_s cn52xx;
	struct cvmx_pciercx_cfg017_s cn52xxp1;
	struct cvmx_pciercx_cfg017_s cn56xx;
	struct cvmx_pciercx_cfg017_s cn56xxp1;
	struct cvmx_pciercx_cfg017_s cn61xx;
	struct cvmx_pciercx_cfg017_s cn63xx;
	struct cvmx_pciercx_cfg017_s cn63xxp1;
	struct cvmx_pciercx_cfg017_s cn66xx;
	struct cvmx_pciercx_cfg017_s cn68xx;
	struct cvmx_pciercx_cfg017_s cn68xxp1;
	struct cvmx_pciercx_cfg017_s cnf71xx;
};

union cvmx_pciercx_cfg020 {
	uint32_t u32;
	struct cvmx_pciercx_cfg020_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_25_31:7;
		uint32_t pvm:1;
		uint32_t m64:1;
		uint32_t mme:3;
		uint32_t mmc:3;
		uint32_t msien:1;
		uint32_t ncp:8;
		uint32_t msicid:8;
#else
		uint32_t msicid:8;
		uint32_t ncp:8;
		uint32_t msien:1;
		uint32_t mmc:3;
		uint32_t mme:3;
		uint32_t m64:1;
		uint32_t pvm:1;
		uint32_t reserved_25_31:7;
#endif
	} s;
	struct cvmx_pciercx_cfg020_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_24_31:8;
		uint32_t m64:1;
		uint32_t mme:3;
		uint32_t mmc:3;
		uint32_t msien:1;
		uint32_t ncp:8;
		uint32_t msicid:8;
#else
		uint32_t msicid:8;
		uint32_t ncp:8;
		uint32_t msien:1;
		uint32_t mmc:3;
		uint32_t mme:3;
		uint32_t m64:1;
		uint32_t reserved_24_31:8;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg020_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg020_cn52xx cn56xx;
	struct cvmx_pciercx_cfg020_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg020_s cn61xx;
	struct cvmx_pciercx_cfg020_cn52xx cn63xx;
	struct cvmx_pciercx_cfg020_cn52xx cn63xxp1;
	struct cvmx_pciercx_cfg020_cn52xx cn66xx;
	struct cvmx_pciercx_cfg020_cn52xx cn68xx;
	struct cvmx_pciercx_cfg020_cn52xx cn68xxp1;
	struct cvmx_pciercx_cfg020_s cnf71xx;
};

union cvmx_pciercx_cfg021 {
	uint32_t u32;
	struct cvmx_pciercx_cfg021_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t lmsi:30;
		uint32_t reserved_0_1:2;
#else
		uint32_t reserved_0_1:2;
		uint32_t lmsi:30;
#endif
	} s;
	struct cvmx_pciercx_cfg021_s cn52xx;
	struct cvmx_pciercx_cfg021_s cn52xxp1;
	struct cvmx_pciercx_cfg021_s cn56xx;
	struct cvmx_pciercx_cfg021_s cn56xxp1;
	struct cvmx_pciercx_cfg021_s cn61xx;
	struct cvmx_pciercx_cfg021_s cn63xx;
	struct cvmx_pciercx_cfg021_s cn63xxp1;
	struct cvmx_pciercx_cfg021_s cn66xx;
	struct cvmx_pciercx_cfg021_s cn68xx;
	struct cvmx_pciercx_cfg021_s cn68xxp1;
	struct cvmx_pciercx_cfg021_s cnf71xx;
};

union cvmx_pciercx_cfg022 {
	uint32_t u32;
	struct cvmx_pciercx_cfg022_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t umsi:32;
#else
		uint32_t umsi:32;
#endif
	} s;
	struct cvmx_pciercx_cfg022_s cn52xx;
	struct cvmx_pciercx_cfg022_s cn52xxp1;
	struct cvmx_pciercx_cfg022_s cn56xx;
	struct cvmx_pciercx_cfg022_s cn56xxp1;
	struct cvmx_pciercx_cfg022_s cn61xx;
	struct cvmx_pciercx_cfg022_s cn63xx;
	struct cvmx_pciercx_cfg022_s cn63xxp1;
	struct cvmx_pciercx_cfg022_s cn66xx;
	struct cvmx_pciercx_cfg022_s cn68xx;
	struct cvmx_pciercx_cfg022_s cn68xxp1;
	struct cvmx_pciercx_cfg022_s cnf71xx;
};

union cvmx_pciercx_cfg023 {
	uint32_t u32;
	struct cvmx_pciercx_cfg023_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_16_31:16;
		uint32_t msimd:16;
#else
		uint32_t msimd:16;
		uint32_t reserved_16_31:16;
#endif
	} s;
	struct cvmx_pciercx_cfg023_s cn52xx;
	struct cvmx_pciercx_cfg023_s cn52xxp1;
	struct cvmx_pciercx_cfg023_s cn56xx;
	struct cvmx_pciercx_cfg023_s cn56xxp1;
	struct cvmx_pciercx_cfg023_s cn61xx;
	struct cvmx_pciercx_cfg023_s cn63xx;
	struct cvmx_pciercx_cfg023_s cn63xxp1;
	struct cvmx_pciercx_cfg023_s cn66xx;
	struct cvmx_pciercx_cfg023_s cn68xx;
	struct cvmx_pciercx_cfg023_s cn68xxp1;
	struct cvmx_pciercx_cfg023_s cnf71xx;
};

union cvmx_pciercx_cfg028 {
	uint32_t u32;
	struct cvmx_pciercx_cfg028_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_30_31:2;
		uint32_t imn:5;
		uint32_t si:1;
		uint32_t dpt:4;
		uint32_t pciecv:4;
		uint32_t ncp:8;
		uint32_t pcieid:8;
#else
		uint32_t pcieid:8;
		uint32_t ncp:8;
		uint32_t pciecv:4;
		uint32_t dpt:4;
		uint32_t si:1;
		uint32_t imn:5;
		uint32_t reserved_30_31:2;
#endif
	} s;
	struct cvmx_pciercx_cfg028_s cn52xx;
	struct cvmx_pciercx_cfg028_s cn52xxp1;
	struct cvmx_pciercx_cfg028_s cn56xx;
	struct cvmx_pciercx_cfg028_s cn56xxp1;
	struct cvmx_pciercx_cfg028_s cn61xx;
	struct cvmx_pciercx_cfg028_s cn63xx;
	struct cvmx_pciercx_cfg028_s cn63xxp1;
	struct cvmx_pciercx_cfg028_s cn66xx;
	struct cvmx_pciercx_cfg028_s cn68xx;
	struct cvmx_pciercx_cfg028_s cn68xxp1;
	struct cvmx_pciercx_cfg028_s cnf71xx;
};

union cvmx_pciercx_cfg029 {
	uint32_t u32;
	struct cvmx_pciercx_cfg029_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_28_31:4;
		uint32_t cspls:2;
		uint32_t csplv:8;
		uint32_t reserved_16_17:2;
		uint32_t rber:1;
		uint32_t reserved_12_14:3;
		uint32_t el1al:3;
		uint32_t el0al:3;
		uint32_t etfs:1;
		uint32_t pfs:2;
		uint32_t mpss:3;
#else
		uint32_t mpss:3;
		uint32_t pfs:2;
		uint32_t etfs:1;
		uint32_t el0al:3;
		uint32_t el1al:3;
		uint32_t reserved_12_14:3;
		uint32_t rber:1;
		uint32_t reserved_16_17:2;
		uint32_t csplv:8;
		uint32_t cspls:2;
		uint32_t reserved_28_31:4;
#endif
	} s;
	struct cvmx_pciercx_cfg029_s cn52xx;
	struct cvmx_pciercx_cfg029_s cn52xxp1;
	struct cvmx_pciercx_cfg029_s cn56xx;
	struct cvmx_pciercx_cfg029_s cn56xxp1;
	struct cvmx_pciercx_cfg029_s cn61xx;
	struct cvmx_pciercx_cfg029_s cn63xx;
	struct cvmx_pciercx_cfg029_s cn63xxp1;
	struct cvmx_pciercx_cfg029_s cn66xx;
	struct cvmx_pciercx_cfg029_s cn68xx;
	struct cvmx_pciercx_cfg029_s cn68xxp1;
	struct cvmx_pciercx_cfg029_s cnf71xx;
};

union cvmx_pciercx_cfg030 {
	uint32_t u32;
	struct cvmx_pciercx_cfg030_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_22_31:10;
		uint32_t tp:1;
		uint32_t ap_d:1;
		uint32_t ur_d:1;
		uint32_t fe_d:1;
		uint32_t nfe_d:1;
		uint32_t ce_d:1;
		uint32_t reserved_15_15:1;
		uint32_t mrrs:3;
		uint32_t ns_en:1;
		uint32_t ap_en:1;
		uint32_t pf_en:1;
		uint32_t etf_en:1;
		uint32_t mps:3;
		uint32_t ro_en:1;
		uint32_t ur_en:1;
		uint32_t fe_en:1;
		uint32_t nfe_en:1;
		uint32_t ce_en:1;
#else
		uint32_t ce_en:1;
		uint32_t nfe_en:1;
		uint32_t fe_en:1;
		uint32_t ur_en:1;
		uint32_t ro_en:1;
		uint32_t mps:3;
		uint32_t etf_en:1;
		uint32_t pf_en:1;
		uint32_t ap_en:1;
		uint32_t ns_en:1;
		uint32_t mrrs:3;
		uint32_t reserved_15_15:1;
		uint32_t ce_d:1;
		uint32_t nfe_d:1;
		uint32_t fe_d:1;
		uint32_t ur_d:1;
		uint32_t ap_d:1;
		uint32_t tp:1;
		uint32_t reserved_22_31:10;
#endif
	} s;
	struct cvmx_pciercx_cfg030_s cn52xx;
	struct cvmx_pciercx_cfg030_s cn52xxp1;
	struct cvmx_pciercx_cfg030_s cn56xx;
	struct cvmx_pciercx_cfg030_s cn56xxp1;
	struct cvmx_pciercx_cfg030_s cn61xx;
	struct cvmx_pciercx_cfg030_s cn63xx;
	struct cvmx_pciercx_cfg030_s cn63xxp1;
	struct cvmx_pciercx_cfg030_s cn66xx;
	struct cvmx_pciercx_cfg030_s cn68xx;
	struct cvmx_pciercx_cfg030_s cn68xxp1;
	struct cvmx_pciercx_cfg030_s cnf71xx;
};

union cvmx_pciercx_cfg031 {
	uint32_t u32;
	struct cvmx_pciercx_cfg031_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t pnum:8;
		uint32_t reserved_23_23:1;
		uint32_t aspm:1;
		uint32_t lbnc:1;
		uint32_t dllarc:1;
		uint32_t sderc:1;
		uint32_t cpm:1;
		uint32_t l1el:3;
		uint32_t l0el:3;
		uint32_t aslpms:2;
		uint32_t mlw:6;
		uint32_t mls:4;
#else
		uint32_t mls:4;
		uint32_t mlw:6;
		uint32_t aslpms:2;
		uint32_t l0el:3;
		uint32_t l1el:3;
		uint32_t cpm:1;
		uint32_t sderc:1;
		uint32_t dllarc:1;
		uint32_t lbnc:1;
		uint32_t aspm:1;
		uint32_t reserved_23_23:1;
		uint32_t pnum:8;
#endif
	} s;
	struct cvmx_pciercx_cfg031_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t pnum:8;
		uint32_t reserved_22_23:2;
		uint32_t lbnc:1;
		uint32_t dllarc:1;
		uint32_t sderc:1;
		uint32_t cpm:1;
		uint32_t l1el:3;
		uint32_t l0el:3;
		uint32_t aslpms:2;
		uint32_t mlw:6;
		uint32_t mls:4;
#else
		uint32_t mls:4;
		uint32_t mlw:6;
		uint32_t aslpms:2;
		uint32_t l0el:3;
		uint32_t l1el:3;
		uint32_t cpm:1;
		uint32_t sderc:1;
		uint32_t dllarc:1;
		uint32_t lbnc:1;
		uint32_t reserved_22_23:2;
		uint32_t pnum:8;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg031_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg031_cn52xx cn56xx;
	struct cvmx_pciercx_cfg031_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg031_s cn61xx;
	struct cvmx_pciercx_cfg031_cn52xx cn63xx;
	struct cvmx_pciercx_cfg031_cn52xx cn63xxp1;
	struct cvmx_pciercx_cfg031_s cn66xx;
	struct cvmx_pciercx_cfg031_s cn68xx;
	struct cvmx_pciercx_cfg031_cn52xx cn68xxp1;
	struct cvmx_pciercx_cfg031_s cnf71xx;
};

union cvmx_pciercx_cfg032 {
	uint32_t u32;
	struct cvmx_pciercx_cfg032_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t lab:1;
		uint32_t lbm:1;
		uint32_t dlla:1;
		uint32_t scc:1;
		uint32_t lt:1;
		uint32_t reserved_26_26:1;
		uint32_t nlw:6;
		uint32_t ls:4;
		uint32_t reserved_12_15:4;
		uint32_t lab_int_enb:1;
		uint32_t lbm_int_enb:1;
		uint32_t hawd:1;
		uint32_t ecpm:1;
		uint32_t es:1;
		uint32_t ccc:1;
		uint32_t rl:1;
		uint32_t ld:1;
		uint32_t rcb:1;
		uint32_t reserved_2_2:1;
		uint32_t aslpc:2;
#else
		uint32_t aslpc:2;
		uint32_t reserved_2_2:1;
		uint32_t rcb:1;
		uint32_t ld:1;
		uint32_t rl:1;
		uint32_t ccc:1;
		uint32_t es:1;
		uint32_t ecpm:1;
		uint32_t hawd:1;
		uint32_t lbm_int_enb:1;
		uint32_t lab_int_enb:1;
		uint32_t reserved_12_15:4;
		uint32_t ls:4;
		uint32_t nlw:6;
		uint32_t reserved_26_26:1;
		uint32_t lt:1;
		uint32_t scc:1;
		uint32_t dlla:1;
		uint32_t lbm:1;
		uint32_t lab:1;
#endif
	} s;
	struct cvmx_pciercx_cfg032_s cn52xx;
	struct cvmx_pciercx_cfg032_s cn52xxp1;
	struct cvmx_pciercx_cfg032_s cn56xx;
	struct cvmx_pciercx_cfg032_s cn56xxp1;
	struct cvmx_pciercx_cfg032_s cn61xx;
	struct cvmx_pciercx_cfg032_s cn63xx;
	struct cvmx_pciercx_cfg032_s cn63xxp1;
	struct cvmx_pciercx_cfg032_s cn66xx;
	struct cvmx_pciercx_cfg032_s cn68xx;
	struct cvmx_pciercx_cfg032_s cn68xxp1;
	struct cvmx_pciercx_cfg032_s cnf71xx;
};

union cvmx_pciercx_cfg033 {
	uint32_t u32;
	struct cvmx_pciercx_cfg033_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t ps_num:13;
		uint32_t nccs:1;
		uint32_t emip:1;
		uint32_t sp_ls:2;
		uint32_t sp_lv:8;
		uint32_t hp_c:1;
		uint32_t hp_s:1;
		uint32_t pip:1;
		uint32_t aip:1;
		uint32_t mrlsp:1;
		uint32_t pcp:1;
		uint32_t abp:1;
#else
		uint32_t abp:1;
		uint32_t pcp:1;
		uint32_t mrlsp:1;
		uint32_t aip:1;
		uint32_t pip:1;
		uint32_t hp_s:1;
		uint32_t hp_c:1;
		uint32_t sp_lv:8;
		uint32_t sp_ls:2;
		uint32_t emip:1;
		uint32_t nccs:1;
		uint32_t ps_num:13;
#endif
	} s;
	struct cvmx_pciercx_cfg033_s cn52xx;
	struct cvmx_pciercx_cfg033_s cn52xxp1;
	struct cvmx_pciercx_cfg033_s cn56xx;
	struct cvmx_pciercx_cfg033_s cn56xxp1;
	struct cvmx_pciercx_cfg033_s cn61xx;
	struct cvmx_pciercx_cfg033_s cn63xx;
	struct cvmx_pciercx_cfg033_s cn63xxp1;
	struct cvmx_pciercx_cfg033_s cn66xx;
	struct cvmx_pciercx_cfg033_s cn68xx;
	struct cvmx_pciercx_cfg033_s cn68xxp1;
	struct cvmx_pciercx_cfg033_s cnf71xx;
};

union cvmx_pciercx_cfg034 {
	uint32_t u32;
	struct cvmx_pciercx_cfg034_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_25_31:7;
		uint32_t dlls_c:1;
		uint32_t emis:1;
		uint32_t pds:1;
		uint32_t mrlss:1;
		uint32_t ccint_d:1;
		uint32_t pd_c:1;
		uint32_t mrls_c:1;
		uint32_t pf_d:1;
		uint32_t abp_d:1;
		uint32_t reserved_13_15:3;
		uint32_t dlls_en:1;
		uint32_t emic:1;
		uint32_t pcc:1;
		uint32_t pic:2;
		uint32_t aic:2;
		uint32_t hpint_en:1;
		uint32_t ccint_en:1;
		uint32_t pd_en:1;
		uint32_t mrls_en:1;
		uint32_t pf_en:1;
		uint32_t abp_en:1;
#else
		uint32_t abp_en:1;
		uint32_t pf_en:1;
		uint32_t mrls_en:1;
		uint32_t pd_en:1;
		uint32_t ccint_en:1;
		uint32_t hpint_en:1;
		uint32_t aic:2;
		uint32_t pic:2;
		uint32_t pcc:1;
		uint32_t emic:1;
		uint32_t dlls_en:1;
		uint32_t reserved_13_15:3;
		uint32_t abp_d:1;
		uint32_t pf_d:1;
		uint32_t mrls_c:1;
		uint32_t pd_c:1;
		uint32_t ccint_d:1;
		uint32_t mrlss:1;
		uint32_t pds:1;
		uint32_t emis:1;
		uint32_t dlls_c:1;
		uint32_t reserved_25_31:7;
#endif
	} s;
	struct cvmx_pciercx_cfg034_s cn52xx;
	struct cvmx_pciercx_cfg034_s cn52xxp1;
	struct cvmx_pciercx_cfg034_s cn56xx;
	struct cvmx_pciercx_cfg034_s cn56xxp1;
	struct cvmx_pciercx_cfg034_s cn61xx;
	struct cvmx_pciercx_cfg034_s cn63xx;
	struct cvmx_pciercx_cfg034_s cn63xxp1;
	struct cvmx_pciercx_cfg034_s cn66xx;
	struct cvmx_pciercx_cfg034_s cn68xx;
	struct cvmx_pciercx_cfg034_s cn68xxp1;
	struct cvmx_pciercx_cfg034_s cnf71xx;
};

union cvmx_pciercx_cfg035 {
	uint32_t u32;
	struct cvmx_pciercx_cfg035_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_17_31:15;
		uint32_t crssv:1;
		uint32_t reserved_5_15:11;
		uint32_t crssve:1;
		uint32_t pmeie:1;
		uint32_t sefee:1;
		uint32_t senfee:1;
		uint32_t secee:1;
#else
		uint32_t secee:1;
		uint32_t senfee:1;
		uint32_t sefee:1;
		uint32_t pmeie:1;
		uint32_t crssve:1;
		uint32_t reserved_5_15:11;
		uint32_t crssv:1;
		uint32_t reserved_17_31:15;
#endif
	} s;
	struct cvmx_pciercx_cfg035_s cn52xx;
	struct cvmx_pciercx_cfg035_s cn52xxp1;
	struct cvmx_pciercx_cfg035_s cn56xx;
	struct cvmx_pciercx_cfg035_s cn56xxp1;
	struct cvmx_pciercx_cfg035_s cn61xx;
	struct cvmx_pciercx_cfg035_s cn63xx;
	struct cvmx_pciercx_cfg035_s cn63xxp1;
	struct cvmx_pciercx_cfg035_s cn66xx;
	struct cvmx_pciercx_cfg035_s cn68xx;
	struct cvmx_pciercx_cfg035_s cn68xxp1;
	struct cvmx_pciercx_cfg035_s cnf71xx;
};

union cvmx_pciercx_cfg036 {
	uint32_t u32;
	struct cvmx_pciercx_cfg036_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_18_31:14;
		uint32_t pme_pend:1;
		uint32_t pme_stat:1;
		uint32_t pme_rid:16;
#else
		uint32_t pme_rid:16;
		uint32_t pme_stat:1;
		uint32_t pme_pend:1;
		uint32_t reserved_18_31:14;
#endif
	} s;
	struct cvmx_pciercx_cfg036_s cn52xx;
	struct cvmx_pciercx_cfg036_s cn52xxp1;
	struct cvmx_pciercx_cfg036_s cn56xx;
	struct cvmx_pciercx_cfg036_s cn56xxp1;
	struct cvmx_pciercx_cfg036_s cn61xx;
	struct cvmx_pciercx_cfg036_s cn63xx;
	struct cvmx_pciercx_cfg036_s cn63xxp1;
	struct cvmx_pciercx_cfg036_s cn66xx;
	struct cvmx_pciercx_cfg036_s cn68xx;
	struct cvmx_pciercx_cfg036_s cn68xxp1;
	struct cvmx_pciercx_cfg036_s cnf71xx;
};

union cvmx_pciercx_cfg037 {
	uint32_t u32;
	struct cvmx_pciercx_cfg037_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_20_31:12;
		uint32_t obffs:2;
		uint32_t reserved_12_17:6;
		uint32_t ltrs:1;
		uint32_t noroprpr:1;
		uint32_t atom128s:1;
		uint32_t atom64s:1;
		uint32_t atom32s:1;
		uint32_t atom_ops:1;
		uint32_t reserved_5_5:1;
		uint32_t ctds:1;
		uint32_t ctrs:4;
#else
		uint32_t ctrs:4;
		uint32_t ctds:1;
		uint32_t reserved_5_5:1;
		uint32_t atom_ops:1;
		uint32_t atom32s:1;
		uint32_t atom64s:1;
		uint32_t atom128s:1;
		uint32_t noroprpr:1;
		uint32_t ltrs:1;
		uint32_t reserved_12_17:6;
		uint32_t obffs:2;
		uint32_t reserved_20_31:12;
#endif
	} s;
	struct cvmx_pciercx_cfg037_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_5_31:27;
		uint32_t ctds:1;
		uint32_t ctrs:4;
#else
		uint32_t ctrs:4;
		uint32_t ctds:1;
		uint32_t reserved_5_31:27;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg037_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg037_cn52xx cn56xx;
	struct cvmx_pciercx_cfg037_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg037_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_14_31:18;
		uint32_t tph:2;
		uint32_t reserved_11_11:1;
		uint32_t noroprpr:1;
		uint32_t atom128s:1;
		uint32_t atom64s:1;
		uint32_t atom32s:1;
		uint32_t atom_ops:1;
		uint32_t ari_fw:1;
		uint32_t ctds:1;
		uint32_t ctrs:4;
#else
		uint32_t ctrs:4;
		uint32_t ctds:1;
		uint32_t ari_fw:1;
		uint32_t atom_ops:1;
		uint32_t atom32s:1;
		uint32_t atom64s:1;
		uint32_t atom128s:1;
		uint32_t noroprpr:1;
		uint32_t reserved_11_11:1;
		uint32_t tph:2;
		uint32_t reserved_14_31:18;
#endif
	} cn61xx;
	struct cvmx_pciercx_cfg037_cn52xx cn63xx;
	struct cvmx_pciercx_cfg037_cn52xx cn63xxp1;
	struct cvmx_pciercx_cfg037_cn66xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_14_31:18;
		uint32_t tph:2;
		uint32_t reserved_11_11:1;
		uint32_t noroprpr:1;
		uint32_t atom128s:1;
		uint32_t atom64s:1;
		uint32_t atom32s:1;
		uint32_t atom_ops:1;
		uint32_t ari:1;
		uint32_t ctds:1;
		uint32_t ctrs:4;
#else
		uint32_t ctrs:4;
		uint32_t ctds:1;
		uint32_t ari:1;
		uint32_t atom_ops:1;
		uint32_t atom32s:1;
		uint32_t atom64s:1;
		uint32_t atom128s:1;
		uint32_t noroprpr:1;
		uint32_t reserved_11_11:1;
		uint32_t tph:2;
		uint32_t reserved_14_31:18;
#endif
	} cn66xx;
	struct cvmx_pciercx_cfg037_cn66xx cn68xx;
	struct cvmx_pciercx_cfg037_cn66xx cn68xxp1;
	struct cvmx_pciercx_cfg037_cnf71xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_20_31:12;
		uint32_t obffs:2;
		uint32_t reserved_14_17:4;
		uint32_t tphs:2;
		uint32_t ltrs:1;
		uint32_t noroprpr:1;
		uint32_t atom128s:1;
		uint32_t atom64s:1;
		uint32_t atom32s:1;
		uint32_t atom_ops:1;
		uint32_t ari_fw:1;
		uint32_t ctds:1;
		uint32_t ctrs:4;
#else
		uint32_t ctrs:4;
		uint32_t ctds:1;
		uint32_t ari_fw:1;
		uint32_t atom_ops:1;
		uint32_t atom32s:1;
		uint32_t atom64s:1;
		uint32_t atom128s:1;
		uint32_t noroprpr:1;
		uint32_t ltrs:1;
		uint32_t tphs:2;
		uint32_t reserved_14_17:4;
		uint32_t obffs:2;
		uint32_t reserved_20_31:12;
#endif
	} cnf71xx;
};

union cvmx_pciercx_cfg038 {
	uint32_t u32;
	struct cvmx_pciercx_cfg038_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_15_31:17;
		uint32_t obffe:2;
		uint32_t reserved_11_12:2;
		uint32_t ltre:1;
		uint32_t id0_cp:1;
		uint32_t id0_rq:1;
		uint32_t atom_op_eb:1;
		uint32_t atom_op:1;
		uint32_t ari:1;
		uint32_t ctd:1;
		uint32_t ctv:4;
#else
		uint32_t ctv:4;
		uint32_t ctd:1;
		uint32_t ari:1;
		uint32_t atom_op:1;
		uint32_t atom_op_eb:1;
		uint32_t id0_rq:1;
		uint32_t id0_cp:1;
		uint32_t ltre:1;
		uint32_t reserved_11_12:2;
		uint32_t obffe:2;
		uint32_t reserved_15_31:17;
#endif
	} s;
	struct cvmx_pciercx_cfg038_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_5_31:27;
		uint32_t ctd:1;
		uint32_t ctv:4;
#else
		uint32_t ctv:4;
		uint32_t ctd:1;
		uint32_t reserved_5_31:27;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg038_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg038_cn52xx cn56xx;
	struct cvmx_pciercx_cfg038_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg038_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_10_31:22;
		uint32_t id0_cp:1;
		uint32_t id0_rq:1;
		uint32_t atom_op_eb:1;
		uint32_t atom_op:1;
		uint32_t ari:1;
		uint32_t ctd:1;
		uint32_t ctv:4;
#else
		uint32_t ctv:4;
		uint32_t ctd:1;
		uint32_t ari:1;
		uint32_t atom_op:1;
		uint32_t atom_op_eb:1;
		uint32_t id0_rq:1;
		uint32_t id0_cp:1;
		uint32_t reserved_10_31:22;
#endif
	} cn61xx;
	struct cvmx_pciercx_cfg038_cn52xx cn63xx;
	struct cvmx_pciercx_cfg038_cn52xx cn63xxp1;
	struct cvmx_pciercx_cfg038_cn61xx cn66xx;
	struct cvmx_pciercx_cfg038_cn61xx cn68xx;
	struct cvmx_pciercx_cfg038_cn61xx cn68xxp1;
	struct cvmx_pciercx_cfg038_s cnf71xx;
};

union cvmx_pciercx_cfg039 {
	uint32_t u32;
	struct cvmx_pciercx_cfg039_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_9_31:23;
		uint32_t cls:1;
		uint32_t slsv:7;
		uint32_t reserved_0_0:1;
#else
		uint32_t reserved_0_0:1;
		uint32_t slsv:7;
		uint32_t cls:1;
		uint32_t reserved_9_31:23;
#endif
	} s;
	struct cvmx_pciercx_cfg039_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_0_31:32;
#else
		uint32_t reserved_0_31:32;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg039_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg039_cn52xx cn56xx;
	struct cvmx_pciercx_cfg039_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg039_s cn61xx;
	struct cvmx_pciercx_cfg039_s cn63xx;
	struct cvmx_pciercx_cfg039_cn52xx cn63xxp1;
	struct cvmx_pciercx_cfg039_s cn66xx;
	struct cvmx_pciercx_cfg039_s cn68xx;
	struct cvmx_pciercx_cfg039_s cn68xxp1;
	struct cvmx_pciercx_cfg039_s cnf71xx;
};

union cvmx_pciercx_cfg040 {
	uint32_t u32;
	struct cvmx_pciercx_cfg040_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_17_31:15;
		uint32_t cdl:1;
		uint32_t reserved_13_15:3;
		uint32_t cde:1;
		uint32_t csos:1;
		uint32_t emc:1;
		uint32_t tm:3;
		uint32_t sde:1;
		uint32_t hasd:1;
		uint32_t ec:1;
		uint32_t tls:4;
#else
		uint32_t tls:4;
		uint32_t ec:1;
		uint32_t hasd:1;
		uint32_t sde:1;
		uint32_t tm:3;
		uint32_t emc:1;
		uint32_t csos:1;
		uint32_t cde:1;
		uint32_t reserved_13_15:3;
		uint32_t cdl:1;
		uint32_t reserved_17_31:15;
#endif
	} s;
	struct cvmx_pciercx_cfg040_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_0_31:32;
#else
		uint32_t reserved_0_31:32;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg040_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg040_cn52xx cn56xx;
	struct cvmx_pciercx_cfg040_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg040_s cn61xx;
	struct cvmx_pciercx_cfg040_s cn63xx;
	struct cvmx_pciercx_cfg040_s cn63xxp1;
	struct cvmx_pciercx_cfg040_s cn66xx;
	struct cvmx_pciercx_cfg040_s cn68xx;
	struct cvmx_pciercx_cfg040_s cn68xxp1;
	struct cvmx_pciercx_cfg040_s cnf71xx;
};

union cvmx_pciercx_cfg041 {
	uint32_t u32;
	struct cvmx_pciercx_cfg041_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_0_31:32;
#else
		uint32_t reserved_0_31:32;
#endif
	} s;
	struct cvmx_pciercx_cfg041_s cn52xx;
	struct cvmx_pciercx_cfg041_s cn52xxp1;
	struct cvmx_pciercx_cfg041_s cn56xx;
	struct cvmx_pciercx_cfg041_s cn56xxp1;
	struct cvmx_pciercx_cfg041_s cn61xx;
	struct cvmx_pciercx_cfg041_s cn63xx;
	struct cvmx_pciercx_cfg041_s cn63xxp1;
	struct cvmx_pciercx_cfg041_s cn66xx;
	struct cvmx_pciercx_cfg041_s cn68xx;
	struct cvmx_pciercx_cfg041_s cn68xxp1;
	struct cvmx_pciercx_cfg041_s cnf71xx;
};

union cvmx_pciercx_cfg042 {
	uint32_t u32;
	struct cvmx_pciercx_cfg042_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_0_31:32;
#else
		uint32_t reserved_0_31:32;
#endif
	} s;
	struct cvmx_pciercx_cfg042_s cn52xx;
	struct cvmx_pciercx_cfg042_s cn52xxp1;
	struct cvmx_pciercx_cfg042_s cn56xx;
	struct cvmx_pciercx_cfg042_s cn56xxp1;
	struct cvmx_pciercx_cfg042_s cn61xx;
	struct cvmx_pciercx_cfg042_s cn63xx;
	struct cvmx_pciercx_cfg042_s cn63xxp1;
	struct cvmx_pciercx_cfg042_s cn66xx;
	struct cvmx_pciercx_cfg042_s cn68xx;
	struct cvmx_pciercx_cfg042_s cn68xxp1;
	struct cvmx_pciercx_cfg042_s cnf71xx;
};

union cvmx_pciercx_cfg064 {
	uint32_t u32;
	struct cvmx_pciercx_cfg064_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t nco:12;
		uint32_t cv:4;
		uint32_t pcieec:16;
#else
		uint32_t pcieec:16;
		uint32_t cv:4;
		uint32_t nco:12;
#endif
	} s;
	struct cvmx_pciercx_cfg064_s cn52xx;
	struct cvmx_pciercx_cfg064_s cn52xxp1;
	struct cvmx_pciercx_cfg064_s cn56xx;
	struct cvmx_pciercx_cfg064_s cn56xxp1;
	struct cvmx_pciercx_cfg064_s cn61xx;
	struct cvmx_pciercx_cfg064_s cn63xx;
	struct cvmx_pciercx_cfg064_s cn63xxp1;
	struct cvmx_pciercx_cfg064_s cn66xx;
	struct cvmx_pciercx_cfg064_s cn68xx;
	struct cvmx_pciercx_cfg064_s cn68xxp1;
	struct cvmx_pciercx_cfg064_s cnf71xx;
};

union cvmx_pciercx_cfg065 {
	uint32_t u32;
	struct cvmx_pciercx_cfg065_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_25_31:7;
		uint32_t uatombs:1;
		uint32_t reserved_23_23:1;
		uint32_t ucies:1;
		uint32_t reserved_21_21:1;
		uint32_t ures:1;
		uint32_t ecrces:1;
		uint32_t mtlps:1;
		uint32_t ros:1;
		uint32_t ucs:1;
		uint32_t cas:1;
		uint32_t cts:1;
		uint32_t fcpes:1;
		uint32_t ptlps:1;
		uint32_t reserved_6_11:6;
		uint32_t sdes:1;
		uint32_t dlpes:1;
		uint32_t reserved_0_3:4;
#else
		uint32_t reserved_0_3:4;
		uint32_t dlpes:1;
		uint32_t sdes:1;
		uint32_t reserved_6_11:6;
		uint32_t ptlps:1;
		uint32_t fcpes:1;
		uint32_t cts:1;
		uint32_t cas:1;
		uint32_t ucs:1;
		uint32_t ros:1;
		uint32_t mtlps:1;
		uint32_t ecrces:1;
		uint32_t ures:1;
		uint32_t reserved_21_21:1;
		uint32_t ucies:1;
		uint32_t reserved_23_23:1;
		uint32_t uatombs:1;
		uint32_t reserved_25_31:7;
#endif
	} s;
	struct cvmx_pciercx_cfg065_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_21_31:11;
		uint32_t ures:1;
		uint32_t ecrces:1;
		uint32_t mtlps:1;
		uint32_t ros:1;
		uint32_t ucs:1;
		uint32_t cas:1;
		uint32_t cts:1;
		uint32_t fcpes:1;
		uint32_t ptlps:1;
		uint32_t reserved_6_11:6;
		uint32_t sdes:1;
		uint32_t dlpes:1;
		uint32_t reserved_0_3:4;
#else
		uint32_t reserved_0_3:4;
		uint32_t dlpes:1;
		uint32_t sdes:1;
		uint32_t reserved_6_11:6;
		uint32_t ptlps:1;
		uint32_t fcpes:1;
		uint32_t cts:1;
		uint32_t cas:1;
		uint32_t ucs:1;
		uint32_t ros:1;
		uint32_t mtlps:1;
		uint32_t ecrces:1;
		uint32_t ures:1;
		uint32_t reserved_21_31:11;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg065_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg065_cn52xx cn56xx;
	struct cvmx_pciercx_cfg065_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg065_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_25_31:7;
		uint32_t uatombs:1;
		uint32_t reserved_21_23:3;
		uint32_t ures:1;
		uint32_t ecrces:1;
		uint32_t mtlps:1;
		uint32_t ros:1;
		uint32_t ucs:1;
		uint32_t cas:1;
		uint32_t cts:1;
		uint32_t fcpes:1;
		uint32_t ptlps:1;
		uint32_t reserved_6_11:6;
		uint32_t sdes:1;
		uint32_t dlpes:1;
		uint32_t reserved_0_3:4;
#else
		uint32_t reserved_0_3:4;
		uint32_t dlpes:1;
		uint32_t sdes:1;
		uint32_t reserved_6_11:6;
		uint32_t ptlps:1;
		uint32_t fcpes:1;
		uint32_t cts:1;
		uint32_t cas:1;
		uint32_t ucs:1;
		uint32_t ros:1;
		uint32_t mtlps:1;
		uint32_t ecrces:1;
		uint32_t ures:1;
		uint32_t reserved_21_23:3;
		uint32_t uatombs:1;
		uint32_t reserved_25_31:7;
#endif
	} cn61xx;
	struct cvmx_pciercx_cfg065_cn52xx cn63xx;
	struct cvmx_pciercx_cfg065_cn52xx cn63xxp1;
	struct cvmx_pciercx_cfg065_cn61xx cn66xx;
	struct cvmx_pciercx_cfg065_cn61xx cn68xx;
	struct cvmx_pciercx_cfg065_cn52xx cn68xxp1;
	struct cvmx_pciercx_cfg065_s cnf71xx;
};

union cvmx_pciercx_cfg066 {
	uint32_t u32;
	struct cvmx_pciercx_cfg066_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_25_31:7;
		uint32_t uatombm:1;
		uint32_t reserved_23_23:1;
		uint32_t uciem:1;
		uint32_t reserved_21_21:1;
		uint32_t urem:1;
		uint32_t ecrcem:1;
		uint32_t mtlpm:1;
		uint32_t rom:1;
		uint32_t ucm:1;
		uint32_t cam:1;
		uint32_t ctm:1;
		uint32_t fcpem:1;
		uint32_t ptlpm:1;
		uint32_t reserved_6_11:6;
		uint32_t sdem:1;
		uint32_t dlpem:1;
		uint32_t reserved_0_3:4;
#else
		uint32_t reserved_0_3:4;
		uint32_t dlpem:1;
		uint32_t sdem:1;
		uint32_t reserved_6_11:6;
		uint32_t ptlpm:1;
		uint32_t fcpem:1;
		uint32_t ctm:1;
		uint32_t cam:1;
		uint32_t ucm:1;
		uint32_t rom:1;
		uint32_t mtlpm:1;
		uint32_t ecrcem:1;
		uint32_t urem:1;
		uint32_t reserved_21_21:1;
		uint32_t uciem:1;
		uint32_t reserved_23_23:1;
		uint32_t uatombm:1;
		uint32_t reserved_25_31:7;
#endif
	} s;
	struct cvmx_pciercx_cfg066_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_21_31:11;
		uint32_t urem:1;
		uint32_t ecrcem:1;
		uint32_t mtlpm:1;
		uint32_t rom:1;
		uint32_t ucm:1;
		uint32_t cam:1;
		uint32_t ctm:1;
		uint32_t fcpem:1;
		uint32_t ptlpm:1;
		uint32_t reserved_6_11:6;
		uint32_t sdem:1;
		uint32_t dlpem:1;
		uint32_t reserved_0_3:4;
#else
		uint32_t reserved_0_3:4;
		uint32_t dlpem:1;
		uint32_t sdem:1;
		uint32_t reserved_6_11:6;
		uint32_t ptlpm:1;
		uint32_t fcpem:1;
		uint32_t ctm:1;
		uint32_t cam:1;
		uint32_t ucm:1;
		uint32_t rom:1;
		uint32_t mtlpm:1;
		uint32_t ecrcem:1;
		uint32_t urem:1;
		uint32_t reserved_21_31:11;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg066_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg066_cn52xx cn56xx;
	struct cvmx_pciercx_cfg066_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg066_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_25_31:7;
		uint32_t uatombm:1;
		uint32_t reserved_21_23:3;
		uint32_t urem:1;
		uint32_t ecrcem:1;
		uint32_t mtlpm:1;
		uint32_t rom:1;
		uint32_t ucm:1;
		uint32_t cam:1;
		uint32_t ctm:1;
		uint32_t fcpem:1;
		uint32_t ptlpm:1;
		uint32_t reserved_6_11:6;
		uint32_t sdem:1;
		uint32_t dlpem:1;
		uint32_t reserved_0_3:4;
#else
		uint32_t reserved_0_3:4;
		uint32_t dlpem:1;
		uint32_t sdem:1;
		uint32_t reserved_6_11:6;
		uint32_t ptlpm:1;
		uint32_t fcpem:1;
		uint32_t ctm:1;
		uint32_t cam:1;
		uint32_t ucm:1;
		uint32_t rom:1;
		uint32_t mtlpm:1;
		uint32_t ecrcem:1;
		uint32_t urem:1;
		uint32_t reserved_21_23:3;
		uint32_t uatombm:1;
		uint32_t reserved_25_31:7;
#endif
	} cn61xx;
	struct cvmx_pciercx_cfg066_cn52xx cn63xx;
	struct cvmx_pciercx_cfg066_cn52xx cn63xxp1;
	struct cvmx_pciercx_cfg066_cn61xx cn66xx;
	struct cvmx_pciercx_cfg066_cn61xx cn68xx;
	struct cvmx_pciercx_cfg066_cn52xx cn68xxp1;
	struct cvmx_pciercx_cfg066_s cnf71xx;
};

union cvmx_pciercx_cfg067 {
	uint32_t u32;
	struct cvmx_pciercx_cfg067_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_25_31:7;
		uint32_t uatombs:1;
		uint32_t reserved_23_23:1;
		uint32_t ucies:1;
		uint32_t reserved_21_21:1;
		uint32_t ures:1;
		uint32_t ecrces:1;
		uint32_t mtlps:1;
		uint32_t ros:1;
		uint32_t ucs:1;
		uint32_t cas:1;
		uint32_t cts:1;
		uint32_t fcpes:1;
		uint32_t ptlps:1;
		uint32_t reserved_6_11:6;
		uint32_t sdes:1;
		uint32_t dlpes:1;
		uint32_t reserved_0_3:4;
#else
		uint32_t reserved_0_3:4;
		uint32_t dlpes:1;
		uint32_t sdes:1;
		uint32_t reserved_6_11:6;
		uint32_t ptlps:1;
		uint32_t fcpes:1;
		uint32_t cts:1;
		uint32_t cas:1;
		uint32_t ucs:1;
		uint32_t ros:1;
		uint32_t mtlps:1;
		uint32_t ecrces:1;
		uint32_t ures:1;
		uint32_t reserved_21_21:1;
		uint32_t ucies:1;
		uint32_t reserved_23_23:1;
		uint32_t uatombs:1;
		uint32_t reserved_25_31:7;
#endif
	} s;
	struct cvmx_pciercx_cfg067_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_21_31:11;
		uint32_t ures:1;
		uint32_t ecrces:1;
		uint32_t mtlps:1;
		uint32_t ros:1;
		uint32_t ucs:1;
		uint32_t cas:1;
		uint32_t cts:1;
		uint32_t fcpes:1;
		uint32_t ptlps:1;
		uint32_t reserved_6_11:6;
		uint32_t sdes:1;
		uint32_t dlpes:1;
		uint32_t reserved_0_3:4;
#else
		uint32_t reserved_0_3:4;
		uint32_t dlpes:1;
		uint32_t sdes:1;
		uint32_t reserved_6_11:6;
		uint32_t ptlps:1;
		uint32_t fcpes:1;
		uint32_t cts:1;
		uint32_t cas:1;
		uint32_t ucs:1;
		uint32_t ros:1;
		uint32_t mtlps:1;
		uint32_t ecrces:1;
		uint32_t ures:1;
		uint32_t reserved_21_31:11;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg067_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg067_cn52xx cn56xx;
	struct cvmx_pciercx_cfg067_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg067_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_25_31:7;
		uint32_t uatombs:1;
		uint32_t reserved_21_23:3;
		uint32_t ures:1;
		uint32_t ecrces:1;
		uint32_t mtlps:1;
		uint32_t ros:1;
		uint32_t ucs:1;
		uint32_t cas:1;
		uint32_t cts:1;
		uint32_t fcpes:1;
		uint32_t ptlps:1;
		uint32_t reserved_6_11:6;
		uint32_t sdes:1;
		uint32_t dlpes:1;
		uint32_t reserved_0_3:4;
#else
		uint32_t reserved_0_3:4;
		uint32_t dlpes:1;
		uint32_t sdes:1;
		uint32_t reserved_6_11:6;
		uint32_t ptlps:1;
		uint32_t fcpes:1;
		uint32_t cts:1;
		uint32_t cas:1;
		uint32_t ucs:1;
		uint32_t ros:1;
		uint32_t mtlps:1;
		uint32_t ecrces:1;
		uint32_t ures:1;
		uint32_t reserved_21_23:3;
		uint32_t uatombs:1;
		uint32_t reserved_25_31:7;
#endif
	} cn61xx;
	struct cvmx_pciercx_cfg067_cn52xx cn63xx;
	struct cvmx_pciercx_cfg067_cn52xx cn63xxp1;
	struct cvmx_pciercx_cfg067_cn61xx cn66xx;
	struct cvmx_pciercx_cfg067_cn61xx cn68xx;
	struct cvmx_pciercx_cfg067_cn52xx cn68xxp1;
	struct cvmx_pciercx_cfg067_s cnf71xx;
};

union cvmx_pciercx_cfg068 {
	uint32_t u32;
	struct cvmx_pciercx_cfg068_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_15_31:17;
		uint32_t cies:1;
		uint32_t anfes:1;
		uint32_t rtts:1;
		uint32_t reserved_9_11:3;
		uint32_t rnrs:1;
		uint32_t bdllps:1;
		uint32_t btlps:1;
		uint32_t reserved_1_5:5;
		uint32_t res:1;
#else
		uint32_t res:1;
		uint32_t reserved_1_5:5;
		uint32_t btlps:1;
		uint32_t bdllps:1;
		uint32_t rnrs:1;
		uint32_t reserved_9_11:3;
		uint32_t rtts:1;
		uint32_t anfes:1;
		uint32_t cies:1;
		uint32_t reserved_15_31:17;
#endif
	} s;
	struct cvmx_pciercx_cfg068_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_14_31:18;
		uint32_t anfes:1;
		uint32_t rtts:1;
		uint32_t reserved_9_11:3;
		uint32_t rnrs:1;
		uint32_t bdllps:1;
		uint32_t btlps:1;
		uint32_t reserved_1_5:5;
		uint32_t res:1;
#else
		uint32_t res:1;
		uint32_t reserved_1_5:5;
		uint32_t btlps:1;
		uint32_t bdllps:1;
		uint32_t rnrs:1;
		uint32_t reserved_9_11:3;
		uint32_t rtts:1;
		uint32_t anfes:1;
		uint32_t reserved_14_31:18;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg068_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg068_cn52xx cn56xx;
	struct cvmx_pciercx_cfg068_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg068_cn52xx cn61xx;
	struct cvmx_pciercx_cfg068_cn52xx cn63xx;
	struct cvmx_pciercx_cfg068_cn52xx cn63xxp1;
	struct cvmx_pciercx_cfg068_cn52xx cn66xx;
	struct cvmx_pciercx_cfg068_cn52xx cn68xx;
	struct cvmx_pciercx_cfg068_cn52xx cn68xxp1;
	struct cvmx_pciercx_cfg068_s cnf71xx;
};

union cvmx_pciercx_cfg069 {
	uint32_t u32;
	struct cvmx_pciercx_cfg069_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_15_31:17;
		uint32_t ciem:1;
		uint32_t anfem:1;
		uint32_t rttm:1;
		uint32_t reserved_9_11:3;
		uint32_t rnrm:1;
		uint32_t bdllpm:1;
		uint32_t btlpm:1;
		uint32_t reserved_1_5:5;
		uint32_t rem:1;
#else
		uint32_t rem:1;
		uint32_t reserved_1_5:5;
		uint32_t btlpm:1;
		uint32_t bdllpm:1;
		uint32_t rnrm:1;
		uint32_t reserved_9_11:3;
		uint32_t rttm:1;
		uint32_t anfem:1;
		uint32_t ciem:1;
		uint32_t reserved_15_31:17;
#endif
	} s;
	struct cvmx_pciercx_cfg069_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_14_31:18;
		uint32_t anfem:1;
		uint32_t rttm:1;
		uint32_t reserved_9_11:3;
		uint32_t rnrm:1;
		uint32_t bdllpm:1;
		uint32_t btlpm:1;
		uint32_t reserved_1_5:5;
		uint32_t rem:1;
#else
		uint32_t rem:1;
		uint32_t reserved_1_5:5;
		uint32_t btlpm:1;
		uint32_t bdllpm:1;
		uint32_t rnrm:1;
		uint32_t reserved_9_11:3;
		uint32_t rttm:1;
		uint32_t anfem:1;
		uint32_t reserved_14_31:18;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg069_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg069_cn52xx cn56xx;
	struct cvmx_pciercx_cfg069_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg069_cn52xx cn61xx;
	struct cvmx_pciercx_cfg069_cn52xx cn63xx;
	struct cvmx_pciercx_cfg069_cn52xx cn63xxp1;
	struct cvmx_pciercx_cfg069_cn52xx cn66xx;
	struct cvmx_pciercx_cfg069_cn52xx cn68xx;
	struct cvmx_pciercx_cfg069_cn52xx cn68xxp1;
	struct cvmx_pciercx_cfg069_s cnf71xx;
};

union cvmx_pciercx_cfg070 {
	uint32_t u32;
	struct cvmx_pciercx_cfg070_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_9_31:23;
		uint32_t ce:1;
		uint32_t cc:1;
		uint32_t ge:1;
		uint32_t gc:1;
		uint32_t fep:5;
#else
		uint32_t fep:5;
		uint32_t gc:1;
		uint32_t ge:1;
		uint32_t cc:1;
		uint32_t ce:1;
		uint32_t reserved_9_31:23;
#endif
	} s;
	struct cvmx_pciercx_cfg070_s cn52xx;
	struct cvmx_pciercx_cfg070_s cn52xxp1;
	struct cvmx_pciercx_cfg070_s cn56xx;
	struct cvmx_pciercx_cfg070_s cn56xxp1;
	struct cvmx_pciercx_cfg070_s cn61xx;
	struct cvmx_pciercx_cfg070_s cn63xx;
	struct cvmx_pciercx_cfg070_s cn63xxp1;
	struct cvmx_pciercx_cfg070_s cn66xx;
	struct cvmx_pciercx_cfg070_s cn68xx;
	struct cvmx_pciercx_cfg070_s cn68xxp1;
	struct cvmx_pciercx_cfg070_s cnf71xx;
};

union cvmx_pciercx_cfg071 {
	uint32_t u32;
	struct cvmx_pciercx_cfg071_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t dword1:32;
#else
		uint32_t dword1:32;
#endif
	} s;
	struct cvmx_pciercx_cfg071_s cn52xx;
	struct cvmx_pciercx_cfg071_s cn52xxp1;
	struct cvmx_pciercx_cfg071_s cn56xx;
	struct cvmx_pciercx_cfg071_s cn56xxp1;
	struct cvmx_pciercx_cfg071_s cn61xx;
	struct cvmx_pciercx_cfg071_s cn63xx;
	struct cvmx_pciercx_cfg071_s cn63xxp1;
	struct cvmx_pciercx_cfg071_s cn66xx;
	struct cvmx_pciercx_cfg071_s cn68xx;
	struct cvmx_pciercx_cfg071_s cn68xxp1;
	struct cvmx_pciercx_cfg071_s cnf71xx;
};

union cvmx_pciercx_cfg072 {
	uint32_t u32;
	struct cvmx_pciercx_cfg072_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t dword2:32;
#else
		uint32_t dword2:32;
#endif
	} s;
	struct cvmx_pciercx_cfg072_s cn52xx;
	struct cvmx_pciercx_cfg072_s cn52xxp1;
	struct cvmx_pciercx_cfg072_s cn56xx;
	struct cvmx_pciercx_cfg072_s cn56xxp1;
	struct cvmx_pciercx_cfg072_s cn61xx;
	struct cvmx_pciercx_cfg072_s cn63xx;
	struct cvmx_pciercx_cfg072_s cn63xxp1;
	struct cvmx_pciercx_cfg072_s cn66xx;
	struct cvmx_pciercx_cfg072_s cn68xx;
	struct cvmx_pciercx_cfg072_s cn68xxp1;
	struct cvmx_pciercx_cfg072_s cnf71xx;
};

union cvmx_pciercx_cfg073 {
	uint32_t u32;
	struct cvmx_pciercx_cfg073_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t dword3:32;
#else
		uint32_t dword3:32;
#endif
	} s;
	struct cvmx_pciercx_cfg073_s cn52xx;
	struct cvmx_pciercx_cfg073_s cn52xxp1;
	struct cvmx_pciercx_cfg073_s cn56xx;
	struct cvmx_pciercx_cfg073_s cn56xxp1;
	struct cvmx_pciercx_cfg073_s cn61xx;
	struct cvmx_pciercx_cfg073_s cn63xx;
	struct cvmx_pciercx_cfg073_s cn63xxp1;
	struct cvmx_pciercx_cfg073_s cn66xx;
	struct cvmx_pciercx_cfg073_s cn68xx;
	struct cvmx_pciercx_cfg073_s cn68xxp1;
	struct cvmx_pciercx_cfg073_s cnf71xx;
};

union cvmx_pciercx_cfg074 {
	uint32_t u32;
	struct cvmx_pciercx_cfg074_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t dword4:32;
#else
		uint32_t dword4:32;
#endif
	} s;
	struct cvmx_pciercx_cfg074_s cn52xx;
	struct cvmx_pciercx_cfg074_s cn52xxp1;
	struct cvmx_pciercx_cfg074_s cn56xx;
	struct cvmx_pciercx_cfg074_s cn56xxp1;
	struct cvmx_pciercx_cfg074_s cn61xx;
	struct cvmx_pciercx_cfg074_s cn63xx;
	struct cvmx_pciercx_cfg074_s cn63xxp1;
	struct cvmx_pciercx_cfg074_s cn66xx;
	struct cvmx_pciercx_cfg074_s cn68xx;
	struct cvmx_pciercx_cfg074_s cn68xxp1;
	struct cvmx_pciercx_cfg074_s cnf71xx;
};

union cvmx_pciercx_cfg075 {
	uint32_t u32;
	struct cvmx_pciercx_cfg075_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_3_31:29;
		uint32_t fere:1;
		uint32_t nfere:1;
		uint32_t cere:1;
#else
		uint32_t cere:1;
		uint32_t nfere:1;
		uint32_t fere:1;
		uint32_t reserved_3_31:29;
#endif
	} s;
	struct cvmx_pciercx_cfg075_s cn52xx;
	struct cvmx_pciercx_cfg075_s cn52xxp1;
	struct cvmx_pciercx_cfg075_s cn56xx;
	struct cvmx_pciercx_cfg075_s cn56xxp1;
	struct cvmx_pciercx_cfg075_s cn61xx;
	struct cvmx_pciercx_cfg075_s cn63xx;
	struct cvmx_pciercx_cfg075_s cn63xxp1;
	struct cvmx_pciercx_cfg075_s cn66xx;
	struct cvmx_pciercx_cfg075_s cn68xx;
	struct cvmx_pciercx_cfg075_s cn68xxp1;
	struct cvmx_pciercx_cfg075_s cnf71xx;
};

union cvmx_pciercx_cfg076 {
	uint32_t u32;
	struct cvmx_pciercx_cfg076_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t aeimn:5;
		uint32_t reserved_7_26:20;
		uint32_t femr:1;
		uint32_t nfemr:1;
		uint32_t fuf:1;
		uint32_t multi_efnfr:1;
		uint32_t efnfr:1;
		uint32_t multi_ecr:1;
		uint32_t ecr:1;
#else
		uint32_t ecr:1;
		uint32_t multi_ecr:1;
		uint32_t efnfr:1;
		uint32_t multi_efnfr:1;
		uint32_t fuf:1;
		uint32_t nfemr:1;
		uint32_t femr:1;
		uint32_t reserved_7_26:20;
		uint32_t aeimn:5;
#endif
	} s;
	struct cvmx_pciercx_cfg076_s cn52xx;
	struct cvmx_pciercx_cfg076_s cn52xxp1;
	struct cvmx_pciercx_cfg076_s cn56xx;
	struct cvmx_pciercx_cfg076_s cn56xxp1;
	struct cvmx_pciercx_cfg076_s cn61xx;
	struct cvmx_pciercx_cfg076_s cn63xx;
	struct cvmx_pciercx_cfg076_s cn63xxp1;
	struct cvmx_pciercx_cfg076_s cn66xx;
	struct cvmx_pciercx_cfg076_s cn68xx;
	struct cvmx_pciercx_cfg076_s cn68xxp1;
	struct cvmx_pciercx_cfg076_s cnf71xx;
};

union cvmx_pciercx_cfg077 {
	uint32_t u32;
	struct cvmx_pciercx_cfg077_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t efnfsi:16;
		uint32_t ecsi:16;
#else
		uint32_t ecsi:16;
		uint32_t efnfsi:16;
#endif
	} s;
	struct cvmx_pciercx_cfg077_s cn52xx;
	struct cvmx_pciercx_cfg077_s cn52xxp1;
	struct cvmx_pciercx_cfg077_s cn56xx;
	struct cvmx_pciercx_cfg077_s cn56xxp1;
	struct cvmx_pciercx_cfg077_s cn61xx;
	struct cvmx_pciercx_cfg077_s cn63xx;
	struct cvmx_pciercx_cfg077_s cn63xxp1;
	struct cvmx_pciercx_cfg077_s cn66xx;
	struct cvmx_pciercx_cfg077_s cn68xx;
	struct cvmx_pciercx_cfg077_s cn68xxp1;
	struct cvmx_pciercx_cfg077_s cnf71xx;
};

union cvmx_pciercx_cfg448 {
	uint32_t u32;
	struct cvmx_pciercx_cfg448_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t rtl:16;
		uint32_t rtltl:16;
#else
		uint32_t rtltl:16;
		uint32_t rtl:16;
#endif
	} s;
	struct cvmx_pciercx_cfg448_s cn52xx;
	struct cvmx_pciercx_cfg448_s cn52xxp1;
	struct cvmx_pciercx_cfg448_s cn56xx;
	struct cvmx_pciercx_cfg448_s cn56xxp1;
	struct cvmx_pciercx_cfg448_s cn61xx;
	struct cvmx_pciercx_cfg448_s cn63xx;
	struct cvmx_pciercx_cfg448_s cn63xxp1;
	struct cvmx_pciercx_cfg448_s cn66xx;
	struct cvmx_pciercx_cfg448_s cn68xx;
	struct cvmx_pciercx_cfg448_s cn68xxp1;
	struct cvmx_pciercx_cfg448_s cnf71xx;
};

union cvmx_pciercx_cfg449 {
	uint32_t u32;
	struct cvmx_pciercx_cfg449_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t omr:32;
#else
		uint32_t omr:32;
#endif
	} s;
	struct cvmx_pciercx_cfg449_s cn52xx;
	struct cvmx_pciercx_cfg449_s cn52xxp1;
	struct cvmx_pciercx_cfg449_s cn56xx;
	struct cvmx_pciercx_cfg449_s cn56xxp1;
	struct cvmx_pciercx_cfg449_s cn61xx;
	struct cvmx_pciercx_cfg449_s cn63xx;
	struct cvmx_pciercx_cfg449_s cn63xxp1;
	struct cvmx_pciercx_cfg449_s cn66xx;
	struct cvmx_pciercx_cfg449_s cn68xx;
	struct cvmx_pciercx_cfg449_s cn68xxp1;
	struct cvmx_pciercx_cfg449_s cnf71xx;
};

union cvmx_pciercx_cfg450 {
	uint32_t u32;
	struct cvmx_pciercx_cfg450_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t lpec:8;
		uint32_t reserved_22_23:2;
		uint32_t link_state:6;
		uint32_t force_link:1;
		uint32_t reserved_8_14:7;
		uint32_t link_num:8;
#else
		uint32_t link_num:8;
		uint32_t reserved_8_14:7;
		uint32_t force_link:1;
		uint32_t link_state:6;
		uint32_t reserved_22_23:2;
		uint32_t lpec:8;
#endif
	} s;
	struct cvmx_pciercx_cfg450_s cn52xx;
	struct cvmx_pciercx_cfg450_s cn52xxp1;
	struct cvmx_pciercx_cfg450_s cn56xx;
	struct cvmx_pciercx_cfg450_s cn56xxp1;
	struct cvmx_pciercx_cfg450_s cn61xx;
	struct cvmx_pciercx_cfg450_s cn63xx;
	struct cvmx_pciercx_cfg450_s cn63xxp1;
	struct cvmx_pciercx_cfg450_s cn66xx;
	struct cvmx_pciercx_cfg450_s cn68xx;
	struct cvmx_pciercx_cfg450_s cn68xxp1;
	struct cvmx_pciercx_cfg450_s cnf71xx;
};

union cvmx_pciercx_cfg451 {
	uint32_t u32;
	struct cvmx_pciercx_cfg451_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_31_31:1;
		uint32_t easpml1:1;
		uint32_t l1el:3;
		uint32_t l0el:3;
		uint32_t n_fts_cc:8;
		uint32_t n_fts:8;
		uint32_t ack_freq:8;
#else
		uint32_t ack_freq:8;
		uint32_t n_fts:8;
		uint32_t n_fts_cc:8;
		uint32_t l0el:3;
		uint32_t l1el:3;
		uint32_t easpml1:1;
		uint32_t reserved_31_31:1;
#endif
	} s;
	struct cvmx_pciercx_cfg451_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_30_31:2;
		uint32_t l1el:3;
		uint32_t l0el:3;
		uint32_t n_fts_cc:8;
		uint32_t n_fts:8;
		uint32_t ack_freq:8;
#else
		uint32_t ack_freq:8;
		uint32_t n_fts:8;
		uint32_t n_fts_cc:8;
		uint32_t l0el:3;
		uint32_t l1el:3;
		uint32_t reserved_30_31:2;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg451_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg451_cn52xx cn56xx;
	struct cvmx_pciercx_cfg451_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg451_s cn61xx;
	struct cvmx_pciercx_cfg451_cn52xx cn63xx;
	struct cvmx_pciercx_cfg451_cn52xx cn63xxp1;
	struct cvmx_pciercx_cfg451_s cn66xx;
	struct cvmx_pciercx_cfg451_s cn68xx;
	struct cvmx_pciercx_cfg451_s cn68xxp1;
	struct cvmx_pciercx_cfg451_s cnf71xx;
};

union cvmx_pciercx_cfg452 {
	uint32_t u32;
	struct cvmx_pciercx_cfg452_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_26_31:6;
		uint32_t eccrc:1;
		uint32_t reserved_22_24:3;
		uint32_t lme:6;
		uint32_t reserved_8_15:8;
		uint32_t flm:1;
		uint32_t reserved_6_6:1;
		uint32_t dllle:1;
		uint32_t reserved_4_4:1;
		uint32_t ra:1;
		uint32_t le:1;
		uint32_t sd:1;
		uint32_t omr:1;
#else
		uint32_t omr:1;
		uint32_t sd:1;
		uint32_t le:1;
		uint32_t ra:1;
		uint32_t reserved_4_4:1;
		uint32_t dllle:1;
		uint32_t reserved_6_6:1;
		uint32_t flm:1;
		uint32_t reserved_8_15:8;
		uint32_t lme:6;
		uint32_t reserved_22_24:3;
		uint32_t eccrc:1;
		uint32_t reserved_26_31:6;
#endif
	} s;
	struct cvmx_pciercx_cfg452_s cn52xx;
	struct cvmx_pciercx_cfg452_s cn52xxp1;
	struct cvmx_pciercx_cfg452_s cn56xx;
	struct cvmx_pciercx_cfg452_s cn56xxp1;
	struct cvmx_pciercx_cfg452_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_22_31:10;
		uint32_t lme:6;
		uint32_t reserved_8_15:8;
		uint32_t flm:1;
		uint32_t reserved_6_6:1;
		uint32_t dllle:1;
		uint32_t reserved_4_4:1;
		uint32_t ra:1;
		uint32_t le:1;
		uint32_t sd:1;
		uint32_t omr:1;
#else
		uint32_t omr:1;
		uint32_t sd:1;
		uint32_t le:1;
		uint32_t ra:1;
		uint32_t reserved_4_4:1;
		uint32_t dllle:1;
		uint32_t reserved_6_6:1;
		uint32_t flm:1;
		uint32_t reserved_8_15:8;
		uint32_t lme:6;
		uint32_t reserved_22_31:10;
#endif
	} cn61xx;
	struct cvmx_pciercx_cfg452_s cn63xx;
	struct cvmx_pciercx_cfg452_s cn63xxp1;
	struct cvmx_pciercx_cfg452_cn61xx cn66xx;
	struct cvmx_pciercx_cfg452_cn61xx cn68xx;
	struct cvmx_pciercx_cfg452_cn61xx cn68xxp1;
	struct cvmx_pciercx_cfg452_cn61xx cnf71xx;
};

union cvmx_pciercx_cfg453 {
	uint32_t u32;
	struct cvmx_pciercx_cfg453_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t dlld:1;
		uint32_t reserved_26_30:5;
		uint32_t ack_nak:1;
		uint32_t fcd:1;
		uint32_t ilst:24;
#else
		uint32_t ilst:24;
		uint32_t fcd:1;
		uint32_t ack_nak:1;
		uint32_t reserved_26_30:5;
		uint32_t dlld:1;
#endif
	} s;
	struct cvmx_pciercx_cfg453_s cn52xx;
	struct cvmx_pciercx_cfg453_s cn52xxp1;
	struct cvmx_pciercx_cfg453_s cn56xx;
	struct cvmx_pciercx_cfg453_s cn56xxp1;
	struct cvmx_pciercx_cfg453_s cn61xx;
	struct cvmx_pciercx_cfg453_s cn63xx;
	struct cvmx_pciercx_cfg453_s cn63xxp1;
	struct cvmx_pciercx_cfg453_s cn66xx;
	struct cvmx_pciercx_cfg453_s cn68xx;
	struct cvmx_pciercx_cfg453_s cn68xxp1;
	struct cvmx_pciercx_cfg453_s cnf71xx;
};

union cvmx_pciercx_cfg454 {
	uint32_t u32;
	struct cvmx_pciercx_cfg454_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t cx_nfunc:3;
		uint32_t tmfcwt:5;
		uint32_t tmanlt:5;
		uint32_t tmrt:5;
		uint32_t reserved_11_13:3;
		uint32_t nskps:3;
		uint32_t reserved_0_7:8;
#else
		uint32_t reserved_0_7:8;
		uint32_t nskps:3;
		uint32_t reserved_11_13:3;
		uint32_t tmrt:5;
		uint32_t tmanlt:5;
		uint32_t tmfcwt:5;
		uint32_t cx_nfunc:3;
#endif
	} s;
	struct cvmx_pciercx_cfg454_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_29_31:3;
		uint32_t tmfcwt:5;
		uint32_t tmanlt:5;
		uint32_t tmrt:5;
		uint32_t reserved_11_13:3;
		uint32_t nskps:3;
		uint32_t reserved_4_7:4;
		uint32_t ntss:4;
#else
		uint32_t ntss:4;
		uint32_t reserved_4_7:4;
		uint32_t nskps:3;
		uint32_t reserved_11_13:3;
		uint32_t tmrt:5;
		uint32_t tmanlt:5;
		uint32_t tmfcwt:5;
		uint32_t reserved_29_31:3;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg454_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg454_cn52xx cn56xx;
	struct cvmx_pciercx_cfg454_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg454_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t cx_nfunc:3;
		uint32_t tmfcwt:5;
		uint32_t tmanlt:5;
		uint32_t tmrt:5;
		uint32_t reserved_8_13:6;
		uint32_t mfuncn:8;
#else
		uint32_t mfuncn:8;
		uint32_t reserved_8_13:6;
		uint32_t tmrt:5;
		uint32_t tmanlt:5;
		uint32_t tmfcwt:5;
		uint32_t cx_nfunc:3;
#endif
	} cn61xx;
	struct cvmx_pciercx_cfg454_cn52xx cn63xx;
	struct cvmx_pciercx_cfg454_cn52xx cn63xxp1;
	struct cvmx_pciercx_cfg454_cn61xx cn66xx;
	struct cvmx_pciercx_cfg454_cn61xx cn68xx;
	struct cvmx_pciercx_cfg454_cn52xx cn68xxp1;
	struct cvmx_pciercx_cfg454_cn61xx cnf71xx;
};

union cvmx_pciercx_cfg455 {
	uint32_t u32;
	struct cvmx_pciercx_cfg455_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t m_cfg0_filt:1;
		uint32_t m_io_filt:1;
		uint32_t msg_ctrl:1;
		uint32_t m_cpl_ecrc_filt:1;
		uint32_t m_ecrc_filt:1;
		uint32_t m_cpl_len_err:1;
		uint32_t m_cpl_attr_err:1;
		uint32_t m_cpl_tc_err:1;
		uint32_t m_cpl_fun_err:1;
		uint32_t m_cpl_rid_err:1;
		uint32_t m_cpl_tag_err:1;
		uint32_t m_lk_filt:1;
		uint32_t m_cfg1_filt:1;
		uint32_t m_bar_match:1;
		uint32_t m_pois_filt:1;
		uint32_t m_fun:1;
		uint32_t dfcwt:1;
		uint32_t reserved_11_14:4;
		uint32_t skpiv:11;
#else
		uint32_t skpiv:11;
		uint32_t reserved_11_14:4;
		uint32_t dfcwt:1;
		uint32_t m_fun:1;
		uint32_t m_pois_filt:1;
		uint32_t m_bar_match:1;
		uint32_t m_cfg1_filt:1;
		uint32_t m_lk_filt:1;
		uint32_t m_cpl_tag_err:1;
		uint32_t m_cpl_rid_err:1;
		uint32_t m_cpl_fun_err:1;
		uint32_t m_cpl_tc_err:1;
		uint32_t m_cpl_attr_err:1;
		uint32_t m_cpl_len_err:1;
		uint32_t m_ecrc_filt:1;
		uint32_t m_cpl_ecrc_filt:1;
		uint32_t msg_ctrl:1;
		uint32_t m_io_filt:1;
		uint32_t m_cfg0_filt:1;
#endif
	} s;
	struct cvmx_pciercx_cfg455_s cn52xx;
	struct cvmx_pciercx_cfg455_s cn52xxp1;
	struct cvmx_pciercx_cfg455_s cn56xx;
	struct cvmx_pciercx_cfg455_s cn56xxp1;
	struct cvmx_pciercx_cfg455_s cn61xx;
	struct cvmx_pciercx_cfg455_s cn63xx;
	struct cvmx_pciercx_cfg455_s cn63xxp1;
	struct cvmx_pciercx_cfg455_s cn66xx;
	struct cvmx_pciercx_cfg455_s cn68xx;
	struct cvmx_pciercx_cfg455_s cn68xxp1;
	struct cvmx_pciercx_cfg455_s cnf71xx;
};

union cvmx_pciercx_cfg456 {
	uint32_t u32;
	struct cvmx_pciercx_cfg456_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_4_31:28;
		uint32_t m_handle_flush:1;
		uint32_t m_dabort_4ucpl:1;
		uint32_t m_vend1_drp:1;
		uint32_t m_vend0_drp:1;
#else
		uint32_t m_vend0_drp:1;
		uint32_t m_vend1_drp:1;
		uint32_t m_dabort_4ucpl:1;
		uint32_t m_handle_flush:1;
		uint32_t reserved_4_31:28;
#endif
	} s;
	struct cvmx_pciercx_cfg456_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_2_31:30;
		uint32_t m_vend1_drp:1;
		uint32_t m_vend0_drp:1;
#else
		uint32_t m_vend0_drp:1;
		uint32_t m_vend1_drp:1;
		uint32_t reserved_2_31:30;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg456_cn52xx cn52xxp1;
	struct cvmx_pciercx_cfg456_cn52xx cn56xx;
	struct cvmx_pciercx_cfg456_cn52xx cn56xxp1;
	struct cvmx_pciercx_cfg456_s cn61xx;
	struct cvmx_pciercx_cfg456_cn52xx cn63xx;
	struct cvmx_pciercx_cfg456_cn52xx cn63xxp1;
	struct cvmx_pciercx_cfg456_s cn66xx;
	struct cvmx_pciercx_cfg456_s cn68xx;
	struct cvmx_pciercx_cfg456_cn52xx cn68xxp1;
	struct cvmx_pciercx_cfg456_s cnf71xx;
};

union cvmx_pciercx_cfg458 {
	uint32_t u32;
	struct cvmx_pciercx_cfg458_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t dbg_info_l32:32;
#else
		uint32_t dbg_info_l32:32;
#endif
	} s;
	struct cvmx_pciercx_cfg458_s cn52xx;
	struct cvmx_pciercx_cfg458_s cn52xxp1;
	struct cvmx_pciercx_cfg458_s cn56xx;
	struct cvmx_pciercx_cfg458_s cn56xxp1;
	struct cvmx_pciercx_cfg458_s cn61xx;
	struct cvmx_pciercx_cfg458_s cn63xx;
	struct cvmx_pciercx_cfg458_s cn63xxp1;
	struct cvmx_pciercx_cfg458_s cn66xx;
	struct cvmx_pciercx_cfg458_s cn68xx;
	struct cvmx_pciercx_cfg458_s cn68xxp1;
	struct cvmx_pciercx_cfg458_s cnf71xx;
};

union cvmx_pciercx_cfg459 {
	uint32_t u32;
	struct cvmx_pciercx_cfg459_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t dbg_info_u32:32;
#else
		uint32_t dbg_info_u32:32;
#endif
	} s;
	struct cvmx_pciercx_cfg459_s cn52xx;
	struct cvmx_pciercx_cfg459_s cn52xxp1;
	struct cvmx_pciercx_cfg459_s cn56xx;
	struct cvmx_pciercx_cfg459_s cn56xxp1;
	struct cvmx_pciercx_cfg459_s cn61xx;
	struct cvmx_pciercx_cfg459_s cn63xx;
	struct cvmx_pciercx_cfg459_s cn63xxp1;
	struct cvmx_pciercx_cfg459_s cn66xx;
	struct cvmx_pciercx_cfg459_s cn68xx;
	struct cvmx_pciercx_cfg459_s cn68xxp1;
	struct cvmx_pciercx_cfg459_s cnf71xx;
};

union cvmx_pciercx_cfg460 {
	uint32_t u32;
	struct cvmx_pciercx_cfg460_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_20_31:12;
		uint32_t tphfcc:8;
		uint32_t tpdfcc:12;
#else
		uint32_t tpdfcc:12;
		uint32_t tphfcc:8;
		uint32_t reserved_20_31:12;
#endif
	} s;
	struct cvmx_pciercx_cfg460_s cn52xx;
	struct cvmx_pciercx_cfg460_s cn52xxp1;
	struct cvmx_pciercx_cfg460_s cn56xx;
	struct cvmx_pciercx_cfg460_s cn56xxp1;
	struct cvmx_pciercx_cfg460_s cn61xx;
	struct cvmx_pciercx_cfg460_s cn63xx;
	struct cvmx_pciercx_cfg460_s cn63xxp1;
	struct cvmx_pciercx_cfg460_s cn66xx;
	struct cvmx_pciercx_cfg460_s cn68xx;
	struct cvmx_pciercx_cfg460_s cn68xxp1;
	struct cvmx_pciercx_cfg460_s cnf71xx;
};

union cvmx_pciercx_cfg461 {
	uint32_t u32;
	struct cvmx_pciercx_cfg461_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_20_31:12;
		uint32_t tchfcc:8;
		uint32_t tcdfcc:12;
#else
		uint32_t tcdfcc:12;
		uint32_t tchfcc:8;
		uint32_t reserved_20_31:12;
#endif
	} s;
	struct cvmx_pciercx_cfg461_s cn52xx;
	struct cvmx_pciercx_cfg461_s cn52xxp1;
	struct cvmx_pciercx_cfg461_s cn56xx;
	struct cvmx_pciercx_cfg461_s cn56xxp1;
	struct cvmx_pciercx_cfg461_s cn61xx;
	struct cvmx_pciercx_cfg461_s cn63xx;
	struct cvmx_pciercx_cfg461_s cn63xxp1;
	struct cvmx_pciercx_cfg461_s cn66xx;
	struct cvmx_pciercx_cfg461_s cn68xx;
	struct cvmx_pciercx_cfg461_s cn68xxp1;
	struct cvmx_pciercx_cfg461_s cnf71xx;
};

union cvmx_pciercx_cfg462 {
	uint32_t u32;
	struct cvmx_pciercx_cfg462_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_20_31:12;
		uint32_t tchfcc:8;
		uint32_t tcdfcc:12;
#else
		uint32_t tcdfcc:12;
		uint32_t tchfcc:8;
		uint32_t reserved_20_31:12;
#endif
	} s;
	struct cvmx_pciercx_cfg462_s cn52xx;
	struct cvmx_pciercx_cfg462_s cn52xxp1;
	struct cvmx_pciercx_cfg462_s cn56xx;
	struct cvmx_pciercx_cfg462_s cn56xxp1;
	struct cvmx_pciercx_cfg462_s cn61xx;
	struct cvmx_pciercx_cfg462_s cn63xx;
	struct cvmx_pciercx_cfg462_s cn63xxp1;
	struct cvmx_pciercx_cfg462_s cn66xx;
	struct cvmx_pciercx_cfg462_s cn68xx;
	struct cvmx_pciercx_cfg462_s cn68xxp1;
	struct cvmx_pciercx_cfg462_s cnf71xx;
};

union cvmx_pciercx_cfg463 {
	uint32_t u32;
	struct cvmx_pciercx_cfg463_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_3_31:29;
		uint32_t rqne:1;
		uint32_t trbne:1;
		uint32_t rtlpfccnr:1;
#else
		uint32_t rtlpfccnr:1;
		uint32_t trbne:1;
		uint32_t rqne:1;
		uint32_t reserved_3_31:29;
#endif
	} s;
	struct cvmx_pciercx_cfg463_s cn52xx;
	struct cvmx_pciercx_cfg463_s cn52xxp1;
	struct cvmx_pciercx_cfg463_s cn56xx;
	struct cvmx_pciercx_cfg463_s cn56xxp1;
	struct cvmx_pciercx_cfg463_s cn61xx;
	struct cvmx_pciercx_cfg463_s cn63xx;
	struct cvmx_pciercx_cfg463_s cn63xxp1;
	struct cvmx_pciercx_cfg463_s cn66xx;
	struct cvmx_pciercx_cfg463_s cn68xx;
	struct cvmx_pciercx_cfg463_s cn68xxp1;
	struct cvmx_pciercx_cfg463_s cnf71xx;
};

union cvmx_pciercx_cfg464 {
	uint32_t u32;
	struct cvmx_pciercx_cfg464_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t wrr_vc3:8;
		uint32_t wrr_vc2:8;
		uint32_t wrr_vc1:8;
		uint32_t wrr_vc0:8;
#else
		uint32_t wrr_vc0:8;
		uint32_t wrr_vc1:8;
		uint32_t wrr_vc2:8;
		uint32_t wrr_vc3:8;
#endif
	} s;
	struct cvmx_pciercx_cfg464_s cn52xx;
	struct cvmx_pciercx_cfg464_s cn52xxp1;
	struct cvmx_pciercx_cfg464_s cn56xx;
	struct cvmx_pciercx_cfg464_s cn56xxp1;
	struct cvmx_pciercx_cfg464_s cn61xx;
	struct cvmx_pciercx_cfg464_s cn63xx;
	struct cvmx_pciercx_cfg464_s cn63xxp1;
	struct cvmx_pciercx_cfg464_s cn66xx;
	struct cvmx_pciercx_cfg464_s cn68xx;
	struct cvmx_pciercx_cfg464_s cn68xxp1;
	struct cvmx_pciercx_cfg464_s cnf71xx;
};

union cvmx_pciercx_cfg465 {
	uint32_t u32;
	struct cvmx_pciercx_cfg465_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t wrr_vc7:8;
		uint32_t wrr_vc6:8;
		uint32_t wrr_vc5:8;
		uint32_t wrr_vc4:8;
#else
		uint32_t wrr_vc4:8;
		uint32_t wrr_vc5:8;
		uint32_t wrr_vc6:8;
		uint32_t wrr_vc7:8;
#endif
	} s;
	struct cvmx_pciercx_cfg465_s cn52xx;
	struct cvmx_pciercx_cfg465_s cn52xxp1;
	struct cvmx_pciercx_cfg465_s cn56xx;
	struct cvmx_pciercx_cfg465_s cn56xxp1;
	struct cvmx_pciercx_cfg465_s cn61xx;
	struct cvmx_pciercx_cfg465_s cn63xx;
	struct cvmx_pciercx_cfg465_s cn63xxp1;
	struct cvmx_pciercx_cfg465_s cn66xx;
	struct cvmx_pciercx_cfg465_s cn68xx;
	struct cvmx_pciercx_cfg465_s cn68xxp1;
	struct cvmx_pciercx_cfg465_s cnf71xx;
};

union cvmx_pciercx_cfg466 {
	uint32_t u32;
	struct cvmx_pciercx_cfg466_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t rx_queue_order:1;
		uint32_t type_ordering:1;
		uint32_t reserved_24_29:6;
		uint32_t queue_mode:3;
		uint32_t reserved_20_20:1;
		uint32_t header_credits:8;
		uint32_t data_credits:12;
#else
		uint32_t data_credits:12;
		uint32_t header_credits:8;
		uint32_t reserved_20_20:1;
		uint32_t queue_mode:3;
		uint32_t reserved_24_29:6;
		uint32_t type_ordering:1;
		uint32_t rx_queue_order:1;
#endif
	} s;
	struct cvmx_pciercx_cfg466_s cn52xx;
	struct cvmx_pciercx_cfg466_s cn52xxp1;
	struct cvmx_pciercx_cfg466_s cn56xx;
	struct cvmx_pciercx_cfg466_s cn56xxp1;
	struct cvmx_pciercx_cfg466_s cn61xx;
	struct cvmx_pciercx_cfg466_s cn63xx;
	struct cvmx_pciercx_cfg466_s cn63xxp1;
	struct cvmx_pciercx_cfg466_s cn66xx;
	struct cvmx_pciercx_cfg466_s cn68xx;
	struct cvmx_pciercx_cfg466_s cn68xxp1;
	struct cvmx_pciercx_cfg466_s cnf71xx;
};

union cvmx_pciercx_cfg467 {
	uint32_t u32;
	struct cvmx_pciercx_cfg467_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_24_31:8;
		uint32_t queue_mode:3;
		uint32_t reserved_20_20:1;
		uint32_t header_credits:8;
		uint32_t data_credits:12;
#else
		uint32_t data_credits:12;
		uint32_t header_credits:8;
		uint32_t reserved_20_20:1;
		uint32_t queue_mode:3;
		uint32_t reserved_24_31:8;
#endif
	} s;
	struct cvmx_pciercx_cfg467_s cn52xx;
	struct cvmx_pciercx_cfg467_s cn52xxp1;
	struct cvmx_pciercx_cfg467_s cn56xx;
	struct cvmx_pciercx_cfg467_s cn56xxp1;
	struct cvmx_pciercx_cfg467_s cn61xx;
	struct cvmx_pciercx_cfg467_s cn63xx;
	struct cvmx_pciercx_cfg467_s cn63xxp1;
	struct cvmx_pciercx_cfg467_s cn66xx;
	struct cvmx_pciercx_cfg467_s cn68xx;
	struct cvmx_pciercx_cfg467_s cn68xxp1;
	struct cvmx_pciercx_cfg467_s cnf71xx;
};

union cvmx_pciercx_cfg468 {
	uint32_t u32;
	struct cvmx_pciercx_cfg468_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_24_31:8;
		uint32_t queue_mode:3;
		uint32_t reserved_20_20:1;
		uint32_t header_credits:8;
		uint32_t data_credits:12;
#else
		uint32_t data_credits:12;
		uint32_t header_credits:8;
		uint32_t reserved_20_20:1;
		uint32_t queue_mode:3;
		uint32_t reserved_24_31:8;
#endif
	} s;
	struct cvmx_pciercx_cfg468_s cn52xx;
	struct cvmx_pciercx_cfg468_s cn52xxp1;
	struct cvmx_pciercx_cfg468_s cn56xx;
	struct cvmx_pciercx_cfg468_s cn56xxp1;
	struct cvmx_pciercx_cfg468_s cn61xx;
	struct cvmx_pciercx_cfg468_s cn63xx;
	struct cvmx_pciercx_cfg468_s cn63xxp1;
	struct cvmx_pciercx_cfg468_s cn66xx;
	struct cvmx_pciercx_cfg468_s cn68xx;
	struct cvmx_pciercx_cfg468_s cn68xxp1;
	struct cvmx_pciercx_cfg468_s cnf71xx;
};

union cvmx_pciercx_cfg490 {
	uint32_t u32;
	struct cvmx_pciercx_cfg490_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_26_31:6;
		uint32_t header_depth:10;
		uint32_t reserved_14_15:2;
		uint32_t data_depth:14;
#else
		uint32_t data_depth:14;
		uint32_t reserved_14_15:2;
		uint32_t header_depth:10;
		uint32_t reserved_26_31:6;
#endif
	} s;
	struct cvmx_pciercx_cfg490_s cn52xx;
	struct cvmx_pciercx_cfg490_s cn52xxp1;
	struct cvmx_pciercx_cfg490_s cn56xx;
	struct cvmx_pciercx_cfg490_s cn56xxp1;
	struct cvmx_pciercx_cfg490_s cn61xx;
	struct cvmx_pciercx_cfg490_s cn63xx;
	struct cvmx_pciercx_cfg490_s cn63xxp1;
	struct cvmx_pciercx_cfg490_s cn66xx;
	struct cvmx_pciercx_cfg490_s cn68xx;
	struct cvmx_pciercx_cfg490_s cn68xxp1;
	struct cvmx_pciercx_cfg490_s cnf71xx;
};

union cvmx_pciercx_cfg491 {
	uint32_t u32;
	struct cvmx_pciercx_cfg491_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_26_31:6;
		uint32_t header_depth:10;
		uint32_t reserved_14_15:2;
		uint32_t data_depth:14;
#else
		uint32_t data_depth:14;
		uint32_t reserved_14_15:2;
		uint32_t header_depth:10;
		uint32_t reserved_26_31:6;
#endif
	} s;
	struct cvmx_pciercx_cfg491_s cn52xx;
	struct cvmx_pciercx_cfg491_s cn52xxp1;
	struct cvmx_pciercx_cfg491_s cn56xx;
	struct cvmx_pciercx_cfg491_s cn56xxp1;
	struct cvmx_pciercx_cfg491_s cn61xx;
	struct cvmx_pciercx_cfg491_s cn63xx;
	struct cvmx_pciercx_cfg491_s cn63xxp1;
	struct cvmx_pciercx_cfg491_s cn66xx;
	struct cvmx_pciercx_cfg491_s cn68xx;
	struct cvmx_pciercx_cfg491_s cn68xxp1;
	struct cvmx_pciercx_cfg491_s cnf71xx;
};

union cvmx_pciercx_cfg492 {
	uint32_t u32;
	struct cvmx_pciercx_cfg492_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_26_31:6;
		uint32_t header_depth:10;
		uint32_t reserved_14_15:2;
		uint32_t data_depth:14;
#else
		uint32_t data_depth:14;
		uint32_t reserved_14_15:2;
		uint32_t header_depth:10;
		uint32_t reserved_26_31:6;
#endif
	} s;
	struct cvmx_pciercx_cfg492_s cn52xx;
	struct cvmx_pciercx_cfg492_s cn52xxp1;
	struct cvmx_pciercx_cfg492_s cn56xx;
	struct cvmx_pciercx_cfg492_s cn56xxp1;
	struct cvmx_pciercx_cfg492_s cn61xx;
	struct cvmx_pciercx_cfg492_s cn63xx;
	struct cvmx_pciercx_cfg492_s cn63xxp1;
	struct cvmx_pciercx_cfg492_s cn66xx;
	struct cvmx_pciercx_cfg492_s cn68xx;
	struct cvmx_pciercx_cfg492_s cn68xxp1;
	struct cvmx_pciercx_cfg492_s cnf71xx;
};

union cvmx_pciercx_cfg515 {
	uint32_t u32;
	struct cvmx_pciercx_cfg515_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t reserved_21_31:11;
		uint32_t s_d_e:1;
		uint32_t ctcrb:1;
		uint32_t cpyts:1;
		uint32_t dsc:1;
		uint32_t le:9;
		uint32_t n_fts:8;
#else
		uint32_t n_fts:8;
		uint32_t le:9;
		uint32_t dsc:1;
		uint32_t cpyts:1;
		uint32_t ctcrb:1;
		uint32_t s_d_e:1;
		uint32_t reserved_21_31:11;
#endif
	} s;
	struct cvmx_pciercx_cfg515_s cn61xx;
	struct cvmx_pciercx_cfg515_s cn63xx;
	struct cvmx_pciercx_cfg515_s cn63xxp1;
	struct cvmx_pciercx_cfg515_s cn66xx;
	struct cvmx_pciercx_cfg515_s cn68xx;
	struct cvmx_pciercx_cfg515_s cn68xxp1;
	struct cvmx_pciercx_cfg515_s cnf71xx;
};

union cvmx_pciercx_cfg516 {
	uint32_t u32;
	struct cvmx_pciercx_cfg516_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t phy_stat:32;
#else
		uint32_t phy_stat:32;
#endif
	} s;
	struct cvmx_pciercx_cfg516_s cn52xx;
	struct cvmx_pciercx_cfg516_s cn52xxp1;
	struct cvmx_pciercx_cfg516_s cn56xx;
	struct cvmx_pciercx_cfg516_s cn56xxp1;
	struct cvmx_pciercx_cfg516_s cn61xx;
	struct cvmx_pciercx_cfg516_s cn63xx;
	struct cvmx_pciercx_cfg516_s cn63xxp1;
	struct cvmx_pciercx_cfg516_s cn66xx;
	struct cvmx_pciercx_cfg516_s cn68xx;
	struct cvmx_pciercx_cfg516_s cn68xxp1;
	struct cvmx_pciercx_cfg516_s cnf71xx;
};

union cvmx_pciercx_cfg517 {
	uint32_t u32;
	struct cvmx_pciercx_cfg517_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint32_t phy_ctrl:32;
#else
		uint32_t phy_ctrl:32;
#endif
	} s;
	struct cvmx_pciercx_cfg517_s cn52xx;
	struct cvmx_pciercx_cfg517_s cn52xxp1;
	struct cvmx_pciercx_cfg517_s cn56xx;
	struct cvmx_pciercx_cfg517_s cn56xxp1;
	struct cvmx_pciercx_cfg517_s cn61xx;
	struct cvmx_pciercx_cfg517_s cn63xx;
	struct cvmx_pciercx_cfg517_s cn63xxp1;
	struct cvmx_pciercx_cfg517_s cn66xx;
	struct cvmx_pciercx_cfg517_s cn68xx;
	struct cvmx_pciercx_cfg517_s cn68xxp1;
	struct cvmx_pciercx_cfg517_s cnf71xx;
};

#endif