에프에이리눅스 / fullcycle-jenkins-joy

cvmx-dpi-defs.h 27 KB
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 
/***********************license start***************
 * Author: Cavium Networks
 *
 * Contact: support@caviumnetworks.com
 * This file is part of the OCTEON SDK
 *
 * Copyright (c) 2003-2012 Cavium Networks
 *
 * This file is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, Version 2, as
 * published by the Free Software Foundation.
 *
 * This file is distributed in the hope that it will be useful, but
 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
 * NONINFRINGEMENT.  See the GNU General Public License for more
 * details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this file; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 * or visit http://www.gnu.org/licenses/.
 *
 * This file may also be available under a different license from Cavium.
 * Contact Cavium Networks for more information
 ***********************license end**************************************/

#ifndef __CVMX_DPI_DEFS_H__
#define __CVMX_DPI_DEFS_H__

#define CVMX_DPI_BIST_STATUS (CVMX_ADD_IO_SEG(0x0001DF0000000000ull))
#define CVMX_DPI_CTL (CVMX_ADD_IO_SEG(0x0001DF0000000040ull))
#define CVMX_DPI_DMAX_COUNTS(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000300ull) + ((offset) & 7) * 8)
#define CVMX_DPI_DMAX_DBELL(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000200ull) + ((offset) & 7) * 8)
#define CVMX_DPI_DMAX_ERR_RSP_STATUS(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000A80ull) + ((offset) & 7) * 8)
#define CVMX_DPI_DMAX_IBUFF_SADDR(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000280ull) + ((offset) & 7) * 8)
#define CVMX_DPI_DMAX_IFLIGHT(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000A00ull) + ((offset) & 7) * 8)
#define CVMX_DPI_DMAX_NADDR(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000380ull) + ((offset) & 7) * 8)
#define CVMX_DPI_DMAX_REQBNK0(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000400ull) + ((offset) & 7) * 8)
#define CVMX_DPI_DMAX_REQBNK1(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000480ull) + ((offset) & 7) * 8)
#define CVMX_DPI_DMA_CONTROL (CVMX_ADD_IO_SEG(0x0001DF0000000048ull))
#define CVMX_DPI_DMA_ENGX_EN(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000080ull) + ((offset) & 7) * 8)
#define CVMX_DPI_DMA_PPX_CNT(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000B00ull) + ((offset) & 31) * 8)
#define CVMX_DPI_ENGX_BUF(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000880ull) + ((offset) & 7) * 8)
#define CVMX_DPI_INFO_REG (CVMX_ADD_IO_SEG(0x0001DF0000000980ull))
#define CVMX_DPI_INT_EN (CVMX_ADD_IO_SEG(0x0001DF0000000010ull))
#define CVMX_DPI_INT_REG (CVMX_ADD_IO_SEG(0x0001DF0000000008ull))
#define CVMX_DPI_NCBX_CFG(block_id) (CVMX_ADD_IO_SEG(0x0001DF0000000800ull))
#define CVMX_DPI_PINT_INFO (CVMX_ADD_IO_SEG(0x0001DF0000000830ull))
#define CVMX_DPI_PKT_ERR_RSP (CVMX_ADD_IO_SEG(0x0001DF0000000078ull))
#define CVMX_DPI_REQ_ERR_RSP (CVMX_ADD_IO_SEG(0x0001DF0000000058ull))
#define CVMX_DPI_REQ_ERR_RSP_EN (CVMX_ADD_IO_SEG(0x0001DF0000000068ull))
#define CVMX_DPI_REQ_ERR_RST (CVMX_ADD_IO_SEG(0x0001DF0000000060ull))
#define CVMX_DPI_REQ_ERR_RST_EN (CVMX_ADD_IO_SEG(0x0001DF0000000070ull))
#define CVMX_DPI_REQ_ERR_SKIP_COMP (CVMX_ADD_IO_SEG(0x0001DF0000000838ull))
#define CVMX_DPI_REQ_GBL_EN (CVMX_ADD_IO_SEG(0x0001DF0000000050ull))
#define CVMX_DPI_SLI_PRTX_CFG(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000900ull) + ((offset) & 3) * 8)
static inline uint64_t CVMX_DPI_SLI_PRTX_ERR(unsigned long offset)
{
	switch (cvmx_get_octeon_family()) {
	case OCTEON_CN66XX & OCTEON_FAMILY_MASK:
		return CVMX_ADD_IO_SEG(0x0001DF0000000920ull) + (offset) * 8;
	case OCTEON_CNF71XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN61XX & OCTEON_FAMILY_MASK:
	case OCTEON_CN68XX & OCTEON_FAMILY_MASK:

		if (OCTEON_IS_MODEL(OCTEON_CN68XX_PASS1))
			return CVMX_ADD_IO_SEG(0x0001DF0000000928ull) + (offset) * 8;

		if (OCTEON_IS_MODEL(OCTEON_CN68XX_PASS2))
			return CVMX_ADD_IO_SEG(0x0001DF0000000920ull) + (offset) * 8;
		return CVMX_ADD_IO_SEG(0x0001DF0000000920ull) + (offset) * 8;
	case OCTEON_CN63XX & OCTEON_FAMILY_MASK:
		return CVMX_ADD_IO_SEG(0x0001DF0000000928ull) + (offset) * 8;
	}
	return CVMX_ADD_IO_SEG(0x0001DF0000000920ull) + (offset) * 8;
}

#define CVMX_DPI_SLI_PRTX_ERR_INFO(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000940ull) + ((offset) & 3) * 8)

union cvmx_dpi_bist_status {
	uint64_t u64;
	struct cvmx_dpi_bist_status_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_47_63:17;
		uint64_t bist:47;
#else
		uint64_t bist:47;
		uint64_t reserved_47_63:17;
#endif
	} s;
	struct cvmx_dpi_bist_status_s cn61xx;
	struct cvmx_dpi_bist_status_cn63xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_45_63:19;
		uint64_t bist:45;
#else
		uint64_t bist:45;
		uint64_t reserved_45_63:19;
#endif
	} cn63xx;
	struct cvmx_dpi_bist_status_cn63xxp1 {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_37_63:27;
		uint64_t bist:37;
#else
		uint64_t bist:37;
		uint64_t reserved_37_63:27;
#endif
	} cn63xxp1;
	struct cvmx_dpi_bist_status_s cn66xx;
	struct cvmx_dpi_bist_status_cn63xx cn68xx;
	struct cvmx_dpi_bist_status_cn63xx cn68xxp1;
	struct cvmx_dpi_bist_status_s cnf71xx;
};

union cvmx_dpi_ctl {
	uint64_t u64;
	struct cvmx_dpi_ctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_2_63:62;
		uint64_t clk:1;
		uint64_t en:1;
#else
		uint64_t en:1;
		uint64_t clk:1;
		uint64_t reserved_2_63:62;
#endif
	} s;
	struct cvmx_dpi_ctl_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_1_63:63;
		uint64_t en:1;
#else
		uint64_t en:1;
		uint64_t reserved_1_63:63;
#endif
	} cn61xx;
	struct cvmx_dpi_ctl_s cn63xx;
	struct cvmx_dpi_ctl_s cn63xxp1;
	struct cvmx_dpi_ctl_s cn66xx;
	struct cvmx_dpi_ctl_s cn68xx;
	struct cvmx_dpi_ctl_s cn68xxp1;
	struct cvmx_dpi_ctl_cn61xx cnf71xx;
};

union cvmx_dpi_dmax_counts {
	uint64_t u64;
	struct cvmx_dpi_dmax_counts_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_39_63:25;
		uint64_t fcnt:7;
		uint64_t dbell:32;
#else
		uint64_t dbell:32;
		uint64_t fcnt:7;
		uint64_t reserved_39_63:25;
#endif
	} s;
	struct cvmx_dpi_dmax_counts_s cn61xx;
	struct cvmx_dpi_dmax_counts_s cn63xx;
	struct cvmx_dpi_dmax_counts_s cn63xxp1;
	struct cvmx_dpi_dmax_counts_s cn66xx;
	struct cvmx_dpi_dmax_counts_s cn68xx;
	struct cvmx_dpi_dmax_counts_s cn68xxp1;
	struct cvmx_dpi_dmax_counts_s cnf71xx;
};

union cvmx_dpi_dmax_dbell {
	uint64_t u64;
	struct cvmx_dpi_dmax_dbell_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_16_63:48;
		uint64_t dbell:16;
#else
		uint64_t dbell:16;
		uint64_t reserved_16_63:48;
#endif
	} s;
	struct cvmx_dpi_dmax_dbell_s cn61xx;
	struct cvmx_dpi_dmax_dbell_s cn63xx;
	struct cvmx_dpi_dmax_dbell_s cn63xxp1;
	struct cvmx_dpi_dmax_dbell_s cn66xx;
	struct cvmx_dpi_dmax_dbell_s cn68xx;
	struct cvmx_dpi_dmax_dbell_s cn68xxp1;
	struct cvmx_dpi_dmax_dbell_s cnf71xx;
};

union cvmx_dpi_dmax_err_rsp_status {
	uint64_t u64;
	struct cvmx_dpi_dmax_err_rsp_status_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_6_63:58;
		uint64_t status:6;
#else
		uint64_t status:6;
		uint64_t reserved_6_63:58;
#endif
	} s;
	struct cvmx_dpi_dmax_err_rsp_status_s cn61xx;
	struct cvmx_dpi_dmax_err_rsp_status_s cn66xx;
	struct cvmx_dpi_dmax_err_rsp_status_s cn68xx;
	struct cvmx_dpi_dmax_err_rsp_status_s cn68xxp1;
	struct cvmx_dpi_dmax_err_rsp_status_s cnf71xx;
};

union cvmx_dpi_dmax_ibuff_saddr {
	uint64_t u64;
	struct cvmx_dpi_dmax_ibuff_saddr_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_62_63:2;
		uint64_t csize:14;
		uint64_t reserved_41_47:7;
		uint64_t idle:1;
		uint64_t saddr:33;
		uint64_t reserved_0_6:7;
#else
		uint64_t reserved_0_6:7;
		uint64_t saddr:33;
		uint64_t idle:1;
		uint64_t reserved_41_47:7;
		uint64_t csize:14;
		uint64_t reserved_62_63:2;
#endif
	} s;
	struct cvmx_dpi_dmax_ibuff_saddr_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_62_63:2;
		uint64_t csize:14;
		uint64_t reserved_41_47:7;
		uint64_t idle:1;
		uint64_t reserved_36_39:4;
		uint64_t saddr:29;
		uint64_t reserved_0_6:7;
#else
		uint64_t reserved_0_6:7;
		uint64_t saddr:29;
		uint64_t reserved_36_39:4;
		uint64_t idle:1;
		uint64_t reserved_41_47:7;
		uint64_t csize:14;
		uint64_t reserved_62_63:2;
#endif
	} cn61xx;
	struct cvmx_dpi_dmax_ibuff_saddr_cn61xx cn63xx;
	struct cvmx_dpi_dmax_ibuff_saddr_cn61xx cn63xxp1;
	struct cvmx_dpi_dmax_ibuff_saddr_cn61xx cn66xx;
	struct cvmx_dpi_dmax_ibuff_saddr_s cn68xx;
	struct cvmx_dpi_dmax_ibuff_saddr_s cn68xxp1;
	struct cvmx_dpi_dmax_ibuff_saddr_cn61xx cnf71xx;
};

union cvmx_dpi_dmax_iflight {
	uint64_t u64;
	struct cvmx_dpi_dmax_iflight_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_3_63:61;
		uint64_t cnt:3;
#else
		uint64_t cnt:3;
		uint64_t reserved_3_63:61;
#endif
	} s;
	struct cvmx_dpi_dmax_iflight_s cn61xx;
	struct cvmx_dpi_dmax_iflight_s cn66xx;
	struct cvmx_dpi_dmax_iflight_s cn68xx;
	struct cvmx_dpi_dmax_iflight_s cn68xxp1;
	struct cvmx_dpi_dmax_iflight_s cnf71xx;
};

union cvmx_dpi_dmax_naddr {
	uint64_t u64;
	struct cvmx_dpi_dmax_naddr_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_40_63:24;
		uint64_t addr:40;
#else
		uint64_t addr:40;
		uint64_t reserved_40_63:24;
#endif
	} s;
	struct cvmx_dpi_dmax_naddr_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_36_63:28;
		uint64_t addr:36;
#else
		uint64_t addr:36;
		uint64_t reserved_36_63:28;
#endif
	} cn61xx;
	struct cvmx_dpi_dmax_naddr_cn61xx cn63xx;
	struct cvmx_dpi_dmax_naddr_cn61xx cn63xxp1;
	struct cvmx_dpi_dmax_naddr_cn61xx cn66xx;
	struct cvmx_dpi_dmax_naddr_s cn68xx;
	struct cvmx_dpi_dmax_naddr_s cn68xxp1;
	struct cvmx_dpi_dmax_naddr_cn61xx cnf71xx;
};

union cvmx_dpi_dmax_reqbnk0 {
	uint64_t u64;
	struct cvmx_dpi_dmax_reqbnk0_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t state:64;
#else
		uint64_t state:64;
#endif
	} s;
	struct cvmx_dpi_dmax_reqbnk0_s cn61xx;
	struct cvmx_dpi_dmax_reqbnk0_s cn63xx;
	struct cvmx_dpi_dmax_reqbnk0_s cn63xxp1;
	struct cvmx_dpi_dmax_reqbnk0_s cn66xx;
	struct cvmx_dpi_dmax_reqbnk0_s cn68xx;
	struct cvmx_dpi_dmax_reqbnk0_s cn68xxp1;
	struct cvmx_dpi_dmax_reqbnk0_s cnf71xx;
};

union cvmx_dpi_dmax_reqbnk1 {
	uint64_t u64;
	struct cvmx_dpi_dmax_reqbnk1_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t state:64;
#else
		uint64_t state:64;
#endif
	} s;
	struct cvmx_dpi_dmax_reqbnk1_s cn61xx;
	struct cvmx_dpi_dmax_reqbnk1_s cn63xx;
	struct cvmx_dpi_dmax_reqbnk1_s cn63xxp1;
	struct cvmx_dpi_dmax_reqbnk1_s cn66xx;
	struct cvmx_dpi_dmax_reqbnk1_s cn68xx;
	struct cvmx_dpi_dmax_reqbnk1_s cn68xxp1;
	struct cvmx_dpi_dmax_reqbnk1_s cnf71xx;
};

union cvmx_dpi_dma_control {
	uint64_t u64;
	struct cvmx_dpi_dma_control_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_62_63:2;
		uint64_t dici_mode:1;
		uint64_t pkt_en1:1;
		uint64_t ffp_dis:1;
		uint64_t commit_mode:1;
		uint64_t pkt_hp:1;
		uint64_t pkt_en:1;
		uint64_t reserved_54_55:2;
		uint64_t dma_enb:6;
		uint64_t reserved_34_47:14;
		uint64_t b0_lend:1;
		uint64_t dwb_denb:1;
		uint64_t dwb_ichk:9;
		uint64_t fpa_que:3;
		uint64_t o_add1:1;
		uint64_t o_ro:1;
		uint64_t o_ns:1;
		uint64_t o_es:2;
		uint64_t o_mode:1;
		uint64_t reserved_0_13:14;
#else
		uint64_t reserved_0_13:14;
		uint64_t o_mode:1;
		uint64_t o_es:2;
		uint64_t o_ns:1;
		uint64_t o_ro:1;
		uint64_t o_add1:1;
		uint64_t fpa_que:3;
		uint64_t dwb_ichk:9;
		uint64_t dwb_denb:1;
		uint64_t b0_lend:1;
		uint64_t reserved_34_47:14;
		uint64_t dma_enb:6;
		uint64_t reserved_54_55:2;
		uint64_t pkt_en:1;
		uint64_t pkt_hp:1;
		uint64_t commit_mode:1;
		uint64_t ffp_dis:1;
		uint64_t pkt_en1:1;
		uint64_t dici_mode:1;
		uint64_t reserved_62_63:2;
#endif
	} s;
	struct cvmx_dpi_dma_control_s cn61xx;
	struct cvmx_dpi_dma_control_cn63xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_61_63:3;
		uint64_t pkt_en1:1;
		uint64_t ffp_dis:1;
		uint64_t commit_mode:1;
		uint64_t pkt_hp:1;
		uint64_t pkt_en:1;
		uint64_t reserved_54_55:2;
		uint64_t dma_enb:6;
		uint64_t reserved_34_47:14;
		uint64_t b0_lend:1;
		uint64_t dwb_denb:1;
		uint64_t dwb_ichk:9;
		uint64_t fpa_que:3;
		uint64_t o_add1:1;
		uint64_t o_ro:1;
		uint64_t o_ns:1;
		uint64_t o_es:2;
		uint64_t o_mode:1;
		uint64_t reserved_0_13:14;
#else
		uint64_t reserved_0_13:14;
		uint64_t o_mode:1;
		uint64_t o_es:2;
		uint64_t o_ns:1;
		uint64_t o_ro:1;
		uint64_t o_add1:1;
		uint64_t fpa_que:3;
		uint64_t dwb_ichk:9;
		uint64_t dwb_denb:1;
		uint64_t b0_lend:1;
		uint64_t reserved_34_47:14;
		uint64_t dma_enb:6;
		uint64_t reserved_54_55:2;
		uint64_t pkt_en:1;
		uint64_t pkt_hp:1;
		uint64_t commit_mode:1;
		uint64_t ffp_dis:1;
		uint64_t pkt_en1:1;
		uint64_t reserved_61_63:3;
#endif
	} cn63xx;
	struct cvmx_dpi_dma_control_cn63xxp1 {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_59_63:5;
		uint64_t commit_mode:1;
		uint64_t pkt_hp:1;
		uint64_t pkt_en:1;
		uint64_t reserved_54_55:2;
		uint64_t dma_enb:6;
		uint64_t reserved_34_47:14;
		uint64_t b0_lend:1;
		uint64_t dwb_denb:1;
		uint64_t dwb_ichk:9;
		uint64_t fpa_que:3;
		uint64_t o_add1:1;
		uint64_t o_ro:1;
		uint64_t o_ns:1;
		uint64_t o_es:2;
		uint64_t o_mode:1;
		uint64_t reserved_0_13:14;
#else
		uint64_t reserved_0_13:14;
		uint64_t o_mode:1;
		uint64_t o_es:2;
		uint64_t o_ns:1;
		uint64_t o_ro:1;
		uint64_t o_add1:1;
		uint64_t fpa_que:3;
		uint64_t dwb_ichk:9;
		uint64_t dwb_denb:1;
		uint64_t b0_lend:1;
		uint64_t reserved_34_47:14;
		uint64_t dma_enb:6;
		uint64_t reserved_54_55:2;
		uint64_t pkt_en:1;
		uint64_t pkt_hp:1;
		uint64_t commit_mode:1;
		uint64_t reserved_59_63:5;
#endif
	} cn63xxp1;
	struct cvmx_dpi_dma_control_cn63xx cn66xx;
	struct cvmx_dpi_dma_control_s cn68xx;
	struct cvmx_dpi_dma_control_cn63xx cn68xxp1;
	struct cvmx_dpi_dma_control_s cnf71xx;
};

union cvmx_dpi_dma_engx_en {
	uint64_t u64;
	struct cvmx_dpi_dma_engx_en_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t qen:8;
#else
		uint64_t qen:8;
		uint64_t reserved_8_63:56;
#endif
	} s;
	struct cvmx_dpi_dma_engx_en_s cn61xx;
	struct cvmx_dpi_dma_engx_en_s cn63xx;
	struct cvmx_dpi_dma_engx_en_s cn63xxp1;
	struct cvmx_dpi_dma_engx_en_s cn66xx;
	struct cvmx_dpi_dma_engx_en_s cn68xx;
	struct cvmx_dpi_dma_engx_en_s cn68xxp1;
	struct cvmx_dpi_dma_engx_en_s cnf71xx;
};

union cvmx_dpi_dma_ppx_cnt {
	uint64_t u64;
	struct cvmx_dpi_dma_ppx_cnt_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_16_63:48;
		uint64_t cnt:16;
#else
		uint64_t cnt:16;
		uint64_t reserved_16_63:48;
#endif
	} s;
	struct cvmx_dpi_dma_ppx_cnt_s cn61xx;
	struct cvmx_dpi_dma_ppx_cnt_s cn68xx;
	struct cvmx_dpi_dma_ppx_cnt_s cnf71xx;
};

union cvmx_dpi_engx_buf {
	uint64_t u64;
	struct cvmx_dpi_engx_buf_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_37_63:27;
		uint64_t compblks:5;
		uint64_t reserved_9_31:23;
		uint64_t base:5;
		uint64_t blks:4;
#else
		uint64_t blks:4;
		uint64_t base:5;
		uint64_t reserved_9_31:23;
		uint64_t compblks:5;
		uint64_t reserved_37_63:27;
#endif
	} s;
	struct cvmx_dpi_engx_buf_s cn61xx;
	struct cvmx_dpi_engx_buf_cn63xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t base:4;
		uint64_t blks:4;
#else
		uint64_t blks:4;
		uint64_t base:4;
		uint64_t reserved_8_63:56;
#endif
	} cn63xx;
	struct cvmx_dpi_engx_buf_cn63xx cn63xxp1;
	struct cvmx_dpi_engx_buf_s cn66xx;
	struct cvmx_dpi_engx_buf_s cn68xx;
	struct cvmx_dpi_engx_buf_s cn68xxp1;
	struct cvmx_dpi_engx_buf_s cnf71xx;
};

union cvmx_dpi_info_reg {
	uint64_t u64;
	struct cvmx_dpi_info_reg_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t ffp:4;
		uint64_t reserved_2_3:2;
		uint64_t ncb:1;
		uint64_t rsl:1;
#else
		uint64_t rsl:1;
		uint64_t ncb:1;
		uint64_t reserved_2_3:2;
		uint64_t ffp:4;
		uint64_t reserved_8_63:56;
#endif
	} s;
	struct cvmx_dpi_info_reg_s cn61xx;
	struct cvmx_dpi_info_reg_s cn63xx;
	struct cvmx_dpi_info_reg_cn63xxp1 {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_2_63:62;
		uint64_t ncb:1;
		uint64_t rsl:1;
#else
		uint64_t rsl:1;
		uint64_t ncb:1;
		uint64_t reserved_2_63:62;
#endif
	} cn63xxp1;
	struct cvmx_dpi_info_reg_s cn66xx;
	struct cvmx_dpi_info_reg_s cn68xx;
	struct cvmx_dpi_info_reg_s cn68xxp1;
	struct cvmx_dpi_info_reg_s cnf71xx;
};

union cvmx_dpi_int_en {
	uint64_t u64;
	struct cvmx_dpi_int_en_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_28_63:36;
		uint64_t sprt3_rst:1;
		uint64_t sprt2_rst:1;
		uint64_t sprt1_rst:1;
		uint64_t sprt0_rst:1;
		uint64_t reserved_23_23:1;
		uint64_t req_badfil:1;
		uint64_t req_inull:1;
		uint64_t req_anull:1;
		uint64_t req_undflw:1;
		uint64_t req_ovrflw:1;
		uint64_t req_badlen:1;
		uint64_t req_badadr:1;
		uint64_t dmadbo:8;
		uint64_t reserved_2_7:6;
		uint64_t nfovr:1;
		uint64_t nderr:1;
#else
		uint64_t nderr:1;
		uint64_t nfovr:1;
		uint64_t reserved_2_7:6;
		uint64_t dmadbo:8;
		uint64_t req_badadr:1;
		uint64_t req_badlen:1;
		uint64_t req_ovrflw:1;
		uint64_t req_undflw:1;
		uint64_t req_anull:1;
		uint64_t req_inull:1;
		uint64_t req_badfil:1;
		uint64_t reserved_23_23:1;
		uint64_t sprt0_rst:1;
		uint64_t sprt1_rst:1;
		uint64_t sprt2_rst:1;
		uint64_t sprt3_rst:1;
		uint64_t reserved_28_63:36;
#endif
	} s;
	struct cvmx_dpi_int_en_s cn61xx;
	struct cvmx_dpi_int_en_cn63xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_26_63:38;
		uint64_t sprt1_rst:1;
		uint64_t sprt0_rst:1;
		uint64_t reserved_23_23:1;
		uint64_t req_badfil:1;
		uint64_t req_inull:1;
		uint64_t req_anull:1;
		uint64_t req_undflw:1;
		uint64_t req_ovrflw:1;
		uint64_t req_badlen:1;
		uint64_t req_badadr:1;
		uint64_t dmadbo:8;
		uint64_t reserved_2_7:6;
		uint64_t nfovr:1;
		uint64_t nderr:1;
#else
		uint64_t nderr:1;
		uint64_t nfovr:1;
		uint64_t reserved_2_7:6;
		uint64_t dmadbo:8;
		uint64_t req_badadr:1;
		uint64_t req_badlen:1;
		uint64_t req_ovrflw:1;
		uint64_t req_undflw:1;
		uint64_t req_anull:1;
		uint64_t req_inull:1;
		uint64_t req_badfil:1;
		uint64_t reserved_23_23:1;
		uint64_t sprt0_rst:1;
		uint64_t sprt1_rst:1;
		uint64_t reserved_26_63:38;
#endif
	} cn63xx;
	struct cvmx_dpi_int_en_cn63xx cn63xxp1;
	struct cvmx_dpi_int_en_s cn66xx;
	struct cvmx_dpi_int_en_cn63xx cn68xx;
	struct cvmx_dpi_int_en_cn63xx cn68xxp1;
	struct cvmx_dpi_int_en_s cnf71xx;
};

union cvmx_dpi_int_reg {
	uint64_t u64;
	struct cvmx_dpi_int_reg_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_28_63:36;
		uint64_t sprt3_rst:1;
		uint64_t sprt2_rst:1;
		uint64_t sprt1_rst:1;
		uint64_t sprt0_rst:1;
		uint64_t reserved_23_23:1;
		uint64_t req_badfil:1;
		uint64_t req_inull:1;
		uint64_t req_anull:1;
		uint64_t req_undflw:1;
		uint64_t req_ovrflw:1;
		uint64_t req_badlen:1;
		uint64_t req_badadr:1;
		uint64_t dmadbo:8;
		uint64_t reserved_2_7:6;
		uint64_t nfovr:1;
		uint64_t nderr:1;
#else
		uint64_t nderr:1;
		uint64_t nfovr:1;
		uint64_t reserved_2_7:6;
		uint64_t dmadbo:8;
		uint64_t req_badadr:1;
		uint64_t req_badlen:1;
		uint64_t req_ovrflw:1;
		uint64_t req_undflw:1;
		uint64_t req_anull:1;
		uint64_t req_inull:1;
		uint64_t req_badfil:1;
		uint64_t reserved_23_23:1;
		uint64_t sprt0_rst:1;
		uint64_t sprt1_rst:1;
		uint64_t sprt2_rst:1;
		uint64_t sprt3_rst:1;
		uint64_t reserved_28_63:36;
#endif
	} s;
	struct cvmx_dpi_int_reg_s cn61xx;
	struct cvmx_dpi_int_reg_cn63xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_26_63:38;
		uint64_t sprt1_rst:1;
		uint64_t sprt0_rst:1;
		uint64_t reserved_23_23:1;
		uint64_t req_badfil:1;
		uint64_t req_inull:1;
		uint64_t req_anull:1;
		uint64_t req_undflw:1;
		uint64_t req_ovrflw:1;
		uint64_t req_badlen:1;
		uint64_t req_badadr:1;
		uint64_t dmadbo:8;
		uint64_t reserved_2_7:6;
		uint64_t nfovr:1;
		uint64_t nderr:1;
#else
		uint64_t nderr:1;
		uint64_t nfovr:1;
		uint64_t reserved_2_7:6;
		uint64_t dmadbo:8;
		uint64_t req_badadr:1;
		uint64_t req_badlen:1;
		uint64_t req_ovrflw:1;
		uint64_t req_undflw:1;
		uint64_t req_anull:1;
		uint64_t req_inull:1;
		uint64_t req_badfil:1;
		uint64_t reserved_23_23:1;
		uint64_t sprt0_rst:1;
		uint64_t sprt1_rst:1;
		uint64_t reserved_26_63:38;
#endif
	} cn63xx;
	struct cvmx_dpi_int_reg_cn63xx cn63xxp1;
	struct cvmx_dpi_int_reg_s cn66xx;
	struct cvmx_dpi_int_reg_cn63xx cn68xx;
	struct cvmx_dpi_int_reg_cn63xx cn68xxp1;
	struct cvmx_dpi_int_reg_s cnf71xx;
};

union cvmx_dpi_ncbx_cfg {
	uint64_t u64;
	struct cvmx_dpi_ncbx_cfg_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_6_63:58;
		uint64_t molr:6;
#else
		uint64_t molr:6;
		uint64_t reserved_6_63:58;
#endif
	} s;
	struct cvmx_dpi_ncbx_cfg_s cn61xx;
	struct cvmx_dpi_ncbx_cfg_s cn66xx;
	struct cvmx_dpi_ncbx_cfg_s cn68xx;
	struct cvmx_dpi_ncbx_cfg_s cnf71xx;
};

union cvmx_dpi_pint_info {
	uint64_t u64;
	struct cvmx_dpi_pint_info_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_14_63:50;
		uint64_t iinfo:6;
		uint64_t reserved_6_7:2;
		uint64_t sinfo:6;
#else
		uint64_t sinfo:6;
		uint64_t reserved_6_7:2;
		uint64_t iinfo:6;
		uint64_t reserved_14_63:50;
#endif
	} s;
	struct cvmx_dpi_pint_info_s cn61xx;
	struct cvmx_dpi_pint_info_s cn63xx;
	struct cvmx_dpi_pint_info_s cn63xxp1;
	struct cvmx_dpi_pint_info_s cn66xx;
	struct cvmx_dpi_pint_info_s cn68xx;
	struct cvmx_dpi_pint_info_s cn68xxp1;
	struct cvmx_dpi_pint_info_s cnf71xx;
};

union cvmx_dpi_pkt_err_rsp {
	uint64_t u64;
	struct cvmx_dpi_pkt_err_rsp_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_1_63:63;
		uint64_t pkterr:1;
#else
		uint64_t pkterr:1;
		uint64_t reserved_1_63:63;
#endif
	} s;
	struct cvmx_dpi_pkt_err_rsp_s cn61xx;
	struct cvmx_dpi_pkt_err_rsp_s cn63xx;
	struct cvmx_dpi_pkt_err_rsp_s cn63xxp1;
	struct cvmx_dpi_pkt_err_rsp_s cn66xx;
	struct cvmx_dpi_pkt_err_rsp_s cn68xx;
	struct cvmx_dpi_pkt_err_rsp_s cn68xxp1;
	struct cvmx_dpi_pkt_err_rsp_s cnf71xx;
};

union cvmx_dpi_req_err_rsp {
	uint64_t u64;
	struct cvmx_dpi_req_err_rsp_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t qerr:8;
#else
		uint64_t qerr:8;
		uint64_t reserved_8_63:56;
#endif
	} s;
	struct cvmx_dpi_req_err_rsp_s cn61xx;
	struct cvmx_dpi_req_err_rsp_s cn63xx;
	struct cvmx_dpi_req_err_rsp_s cn63xxp1;
	struct cvmx_dpi_req_err_rsp_s cn66xx;
	struct cvmx_dpi_req_err_rsp_s cn68xx;
	struct cvmx_dpi_req_err_rsp_s cn68xxp1;
	struct cvmx_dpi_req_err_rsp_s cnf71xx;
};

union cvmx_dpi_req_err_rsp_en {
	uint64_t u64;
	struct cvmx_dpi_req_err_rsp_en_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t en:8;
#else
		uint64_t en:8;
		uint64_t reserved_8_63:56;
#endif
	} s;
	struct cvmx_dpi_req_err_rsp_en_s cn61xx;
	struct cvmx_dpi_req_err_rsp_en_s cn63xx;
	struct cvmx_dpi_req_err_rsp_en_s cn63xxp1;
	struct cvmx_dpi_req_err_rsp_en_s cn66xx;
	struct cvmx_dpi_req_err_rsp_en_s cn68xx;
	struct cvmx_dpi_req_err_rsp_en_s cn68xxp1;
	struct cvmx_dpi_req_err_rsp_en_s cnf71xx;
};

union cvmx_dpi_req_err_rst {
	uint64_t u64;
	struct cvmx_dpi_req_err_rst_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t qerr:8;
#else
		uint64_t qerr:8;
		uint64_t reserved_8_63:56;
#endif
	} s;
	struct cvmx_dpi_req_err_rst_s cn61xx;
	struct cvmx_dpi_req_err_rst_s cn63xx;
	struct cvmx_dpi_req_err_rst_s cn63xxp1;
	struct cvmx_dpi_req_err_rst_s cn66xx;
	struct cvmx_dpi_req_err_rst_s cn68xx;
	struct cvmx_dpi_req_err_rst_s cn68xxp1;
	struct cvmx_dpi_req_err_rst_s cnf71xx;
};

union cvmx_dpi_req_err_rst_en {
	uint64_t u64;
	struct cvmx_dpi_req_err_rst_en_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t en:8;
#else
		uint64_t en:8;
		uint64_t reserved_8_63:56;
#endif
	} s;
	struct cvmx_dpi_req_err_rst_en_s cn61xx;
	struct cvmx_dpi_req_err_rst_en_s cn63xx;
	struct cvmx_dpi_req_err_rst_en_s cn63xxp1;
	struct cvmx_dpi_req_err_rst_en_s cn66xx;
	struct cvmx_dpi_req_err_rst_en_s cn68xx;
	struct cvmx_dpi_req_err_rst_en_s cn68xxp1;
	struct cvmx_dpi_req_err_rst_en_s cnf71xx;
};

union cvmx_dpi_req_err_skip_comp {
	uint64_t u64;
	struct cvmx_dpi_req_err_skip_comp_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_24_63:40;
		uint64_t en_rst:8;
		uint64_t reserved_8_15:8;
		uint64_t en_rsp:8;
#else
		uint64_t en_rsp:8;
		uint64_t reserved_8_15:8;
		uint64_t en_rst:8;
		uint64_t reserved_24_63:40;
#endif
	} s;
	struct cvmx_dpi_req_err_skip_comp_s cn61xx;
	struct cvmx_dpi_req_err_skip_comp_s cn66xx;
	struct cvmx_dpi_req_err_skip_comp_s cn68xx;
	struct cvmx_dpi_req_err_skip_comp_s cn68xxp1;
	struct cvmx_dpi_req_err_skip_comp_s cnf71xx;
};

union cvmx_dpi_req_gbl_en {
	uint64_t u64;
	struct cvmx_dpi_req_gbl_en_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t qen:8;
#else
		uint64_t qen:8;
		uint64_t reserved_8_63:56;
#endif
	} s;
	struct cvmx_dpi_req_gbl_en_s cn61xx;
	struct cvmx_dpi_req_gbl_en_s cn63xx;
	struct cvmx_dpi_req_gbl_en_s cn63xxp1;
	struct cvmx_dpi_req_gbl_en_s cn66xx;
	struct cvmx_dpi_req_gbl_en_s cn68xx;
	struct cvmx_dpi_req_gbl_en_s cn68xxp1;
	struct cvmx_dpi_req_gbl_en_s cnf71xx;
};

union cvmx_dpi_sli_prtx_cfg {
	uint64_t u64;
	struct cvmx_dpi_sli_prtx_cfg_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_25_63:39;
		uint64_t halt:1;
		uint64_t qlm_cfg:4;
		uint64_t reserved_17_19:3;
		uint64_t rd_mode:1;
		uint64_t reserved_14_15:2;
		uint64_t molr:6;
		uint64_t mps_lim:1;
		uint64_t reserved_5_6:2;
		uint64_t mps:1;
		uint64_t mrrs_lim:1;
		uint64_t reserved_2_2:1;
		uint64_t mrrs:2;
#else
		uint64_t mrrs:2;
		uint64_t reserved_2_2:1;
		uint64_t mrrs_lim:1;
		uint64_t mps:1;
		uint64_t reserved_5_6:2;
		uint64_t mps_lim:1;
		uint64_t molr:6;
		uint64_t reserved_14_15:2;
		uint64_t rd_mode:1;
		uint64_t reserved_17_19:3;
		uint64_t qlm_cfg:4;
		uint64_t halt:1;
		uint64_t reserved_25_63:39;
#endif
	} s;
	struct cvmx_dpi_sli_prtx_cfg_s cn61xx;
	struct cvmx_dpi_sli_prtx_cfg_cn63xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_25_63:39;
		uint64_t halt:1;
		uint64_t reserved_21_23:3;
		uint64_t qlm_cfg:1;
		uint64_t reserved_17_19:3;
		uint64_t rd_mode:1;
		uint64_t reserved_14_15:2;
		uint64_t molr:6;
		uint64_t mps_lim:1;
		uint64_t reserved_5_6:2;
		uint64_t mps:1;
		uint64_t mrrs_lim:1;
		uint64_t reserved_2_2:1;
		uint64_t mrrs:2;
#else
		uint64_t mrrs:2;
		uint64_t reserved_2_2:1;
		uint64_t mrrs_lim:1;
		uint64_t mps:1;
		uint64_t reserved_5_6:2;
		uint64_t mps_lim:1;
		uint64_t molr:6;
		uint64_t reserved_14_15:2;
		uint64_t rd_mode:1;
		uint64_t reserved_17_19:3;
		uint64_t qlm_cfg:1;
		uint64_t reserved_21_23:3;
		uint64_t halt:1;
		uint64_t reserved_25_63:39;
#endif
	} cn63xx;
	struct cvmx_dpi_sli_prtx_cfg_cn63xx cn63xxp1;
	struct cvmx_dpi_sli_prtx_cfg_s cn66xx;
	struct cvmx_dpi_sli_prtx_cfg_cn63xx cn68xx;
	struct cvmx_dpi_sli_prtx_cfg_cn63xx cn68xxp1;
	struct cvmx_dpi_sli_prtx_cfg_s cnf71xx;
};

union cvmx_dpi_sli_prtx_err {
	uint64_t u64;
	struct cvmx_dpi_sli_prtx_err_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t addr:61;
		uint64_t reserved_0_2:3;
#else
		uint64_t reserved_0_2:3;
		uint64_t addr:61;
#endif
	} s;
	struct cvmx_dpi_sli_prtx_err_s cn61xx;
	struct cvmx_dpi_sli_prtx_err_s cn63xx;
	struct cvmx_dpi_sli_prtx_err_s cn63xxp1;
	struct cvmx_dpi_sli_prtx_err_s cn66xx;
	struct cvmx_dpi_sli_prtx_err_s cn68xx;
	struct cvmx_dpi_sli_prtx_err_s cn68xxp1;
	struct cvmx_dpi_sli_prtx_err_s cnf71xx;
};

union cvmx_dpi_sli_prtx_err_info {
	uint64_t u64;
	struct cvmx_dpi_sli_prtx_err_info_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_9_63:55;
		uint64_t lock:1;
		uint64_t reserved_5_7:3;
		uint64_t type:1;
		uint64_t reserved_3_3:1;
		uint64_t reqq:3;
#else
		uint64_t reqq:3;
		uint64_t reserved_3_3:1;
		uint64_t type:1;
		uint64_t reserved_5_7:3;
		uint64_t lock:1;
		uint64_t reserved_9_63:55;
#endif
	} s;
	struct cvmx_dpi_sli_prtx_err_info_s cn61xx;
	struct cvmx_dpi_sli_prtx_err_info_s cn63xx;
	struct cvmx_dpi_sli_prtx_err_info_s cn63xxp1;
	struct cvmx_dpi_sli_prtx_err_info_s cn66xx;
	struct cvmx_dpi_sli_prtx_err_info_s cn68xx;
	struct cvmx_dpi_sli_prtx_err_info_s cn68xxp1;
	struct cvmx_dpi_sli_prtx_err_info_s cnf71xx;
};

#endif