Blame view

kernel/linux-rt-4.4.41/arch/unicore32/mm/tlb-ucv2.S 1.74 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
  /*
   * linux/arch/unicore32/mm/tlb-ucv2.S
   *
   * Code specific to PKUnity SoC and UniCore ISA
   *
   * Copyright (C) 2001-2010 GUAN Xue-tao
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License version 2 as
   * published by the Free Software Foundation.
   */
  #include <linux/init.h>
  #include <linux/linkage.h>
  #include <asm/assembler.h>
  #include <asm/page.h>
  #include <asm/tlbflush.h>
  #include "proc-macros.S"
  
  /*
   *	__cpu_flush_user_tlb_range(start, end, vma)
   *
   *	Invalidate a range of TLB entries in the specified address space.
   *
   *	- start - start address (may not be aligned)
   *	- end   - end address (exclusive, may not be aligned)
   *	- vma   - vma_struct describing address range
   */
  ENTRY(__cpu_flush_user_tlb_range)
  #ifndef	CONFIG_CPU_TLB_SINGLE_ENTRY_DISABLE
  	mov	r0, r0 >> #PAGE_SHIFT		@ align address
  	mov	r0, r0 << #PAGE_SHIFT
  	vma_vm_flags r2, r2			@ get vma->vm_flags
  1:
  	movc	p0.c6, r0, #3
  	nop8
  
  	cand.a	r2, #VM_EXEC			@ Executable area ?
  	beq	2f
  
  	movc	p0.c6, r0, #5
  	nop8
  2:
  	add	r0, r0, #PAGE_SZ
  	csub.a	r0, r1
  	beb	1b
  #else
  	movc	p0.c6, r0, #2
  	nop8
  
  	cand.a	r2, #VM_EXEC			@ Executable area ?
  	beq	2f
  
  	movc	p0.c6, r0, #4
  	nop8
  2:
  #endif
  	mov	pc, lr
  
  /*
   *	__cpu_flush_kern_tlb_range(start,end)
   *
   *	Invalidate a range of kernel TLB entries
   *
   *	- start - start address (may not be aligned)
   *	- end   - end address (exclusive, may not be aligned)
   */
  ENTRY(__cpu_flush_kern_tlb_range)
  #ifndef	CONFIG_CPU_TLB_SINGLE_ENTRY_DISABLE
  	mov	r0, r0 >> #PAGE_SHIFT		@ align address
  	mov	r0, r0 << #PAGE_SHIFT
  1:
  	movc	p0.c6, r0, #3
  	nop8
  
  	movc	p0.c6, r0, #5
  	nop8
  
  	add	r0, r0, #PAGE_SZ
  	csub.a	r0, r1
  	beb	1b
  #else
  	movc	p0.c6, r0, #2
  	nop8
  
  	movc	p0.c6, r0, #4
  	nop8
  #endif
  	mov	pc, lr