Blame view

kernel/linux-rt-4.4.41/arch/mips/include/asm/sibyte/swarm.h 1.9 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
  /*
   * Copyright (C) 2000, 2001, 2002, 2003 Broadcom Corporation
   *
   * This program is free software; you can redistribute it and/or
   * modify it under the terms of the GNU General Public License
   * as published by the Free Software Foundation; either version 2
   * of the License, or (at your option) any later version.
   *
   * This program is distributed in the hope that it will be useful,
   * but WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   * GNU General Public License for more details.
   *
   * You should have received a copy of the GNU General Public License
   * along with this program; if not, write to the Free Software
   * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.
   */
  #ifndef __ASM_SIBYTE_SWARM_H
  #define __ASM_SIBYTE_SWARM_H
  
  #include <asm/sibyte/sb1250.h>
  #include <asm/sibyte/sb1250_int.h>
  
  #ifdef CONFIG_SIBYTE_SWARM
  #define SIBYTE_BOARD_NAME "BCM91250A (SWARM)"
  #define SIBYTE_HAVE_PCMCIA 1
  #define SIBYTE_HAVE_IDE	   1
  #endif
  #ifdef CONFIG_SIBYTE_LITTLESUR
  #define SIBYTE_BOARD_NAME "BCM91250C2 (LittleSur)"
  #define SIBYTE_HAVE_PCMCIA 0
  #define SIBYTE_HAVE_IDE	   1
  #define SIBYTE_DEFAULT_CONSOLE "cfe0"
  #endif
  #ifdef CONFIG_SIBYTE_CRHONE
  #define SIBYTE_BOARD_NAME "BCM91125C (CRhone)"
  #define SIBYTE_HAVE_PCMCIA 0
  #define SIBYTE_HAVE_IDE	   0
  #endif
  #ifdef CONFIG_SIBYTE_CRHINE
  #define SIBYTE_BOARD_NAME "BCM91120C (CRhine)"
  #define SIBYTE_HAVE_PCMCIA 0
  #define SIBYTE_HAVE_IDE	   0
  #endif
  
  /* Generic bus chip selects */
  #define LEDS_CS		3
  #define LEDS_PHYS	0x100a0000
  
  #ifdef SIBYTE_HAVE_IDE
  #define IDE_CS		4
  #define IDE_PHYS	0x100b0000
  #define K_GPIO_GB_IDE	4
  #define K_INT_GB_IDE	(K_INT_GPIO_0 + K_GPIO_GB_IDE)
  #endif
  
  #ifdef SIBYTE_HAVE_PCMCIA
  #define PCMCIA_CS	6
  #define PCMCIA_PHYS	0x11000000
  #define K_GPIO_PC_READY 9
  #define K_INT_PC_READY	(K_INT_GPIO_0 + K_GPIO_PC_READY)
  #endif
  
  #endif /* __ASM_SIBYTE_SWARM_H */