Blame view

kernel/linux-rt-4.4.41/arch/mips/include/asm/sgi/pi1.h 1.9 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
  /*
   * pi1.h: Definitions for SGI PI1 parallel port
   */
  
  #ifndef _SGI_PI1_H
  #define _SGI_PI1_H
  
  struct pi1_regs {
  	u8 _data[3];
  	volatile u8 data;
  	u8 _ctrl[3];
  	volatile u8 ctrl;
  #define PI1_CTRL_STROBE_N	0x01
  #define PI1_CTRL_AFD_N		0x02
  #define PI1_CTRL_INIT_N		0x04
  #define PI1_CTRL_SLIN_N		0x08
  #define PI1_CTRL_IRQ_ENA	0x10
  #define PI1_CTRL_DIR		0x20
  #define PI1_CTRL_SEL		0x40
  	u8 _status[3];
  	volatile u8 status;
  #define PI1_STAT_DEVID		0x03	/* bits 0-1 */
  #define PI1_STAT_NOINK		0x04	/* SGI MODE only */
  #define PI1_STAT_ERROR		0x08
  #define PI1_STAT_ONLINE		0x10
  #define PI1_STAT_PE		0x20
  #define PI1_STAT_ACK		0x40
  #define PI1_STAT_BUSY		0x80
  	u8 _dmactrl[3];
  	volatile u8 dmactrl;
  #define PI1_DMACTRL_FIFO_EMPTY	0x01	/* fifo empty R/O */
  #define PI1_DMACTRL_ABORT	0x02	/* reset DMA and internal fifo W/O */
  #define PI1_DMACTRL_STDMODE	0x00	/* bits 2-3 */
  #define PI1_DMACTRL_SGIMODE	0x04	/* bits 2-3 */
  #define PI1_DMACTRL_RICOHMODE	0x08	/* bits 2-3 */
  #define PI1_DMACTRL_HPMODE	0x0c	/* bits 2-3 */
  #define PI1_DMACTRL_BLKMODE	0x10	/* block mode */
  #define PI1_DMACTRL_FIFO_CLEAR	0x20	/* clear fifo W/O */
  #define PI1_DMACTRL_READ	0x40	/* read */
  #define PI1_DMACTRL_RUN		0x80	/* pedal to the metal */
  	u8 _intstat[3];
  	volatile u8 intstat;
  #define PI1_INTSTAT_ACK		0x04
  #define PI1_INTSTAT_FEMPTY	0x08
  #define PI1_INTSTAT_NOINK	0x10
  #define PI1_INTSTAT_ONLINE	0x20
  #define PI1_INTSTAT_ERR		0x40
  #define PI1_INTSTAT_PE		0x80
  	u8 _intmask[3];
  	volatile u8 intmask;		/* enabled low, reset high*/
  #define PI1_INTMASK_ACK		0x04
  #define PI1_INTMASK_FIFO_EMPTY	0x08
  #define PI1_INTMASK_NOINK	0x10
  #define PI1_INTMASK_ONLINE	0x20
  #define PI1_INTMASK_ERR		0x40
  #define PI1_INTMASK_PE		0x80
  	u8 _timer1[3];
  	volatile u8 timer1;
  #define PI1_TIME1		0x27
  	u8 _timer2[3];
  	volatile u8 timer2;
  #define PI1_TIME2		0x13
  	u8 _timer3[3];
  	volatile u8 timer3;
  #define PI1_TIME3		0x10
  	u8 _timer4[3];
  	volatile u8 timer4;
  #define PI1_TIME4		0x00
  };
  
  #endif