Blame view

kernel/linux-rt-4.4.41/arch/mips/include/asm/octeon/cvmx-stxx-defs.h 10.4 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
  /***********************license start***************
   * Author: Cavium Networks
   *
   * Contact: support@caviumnetworks.com
   * This file is part of the OCTEON SDK
   *
   * Copyright (c) 2003-2012 Cavium Networks
   *
   * This file is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License, Version 2, as
   * published by the Free Software Foundation.
   *
   * This file is distributed in the hope that it will be useful, but
   * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
   * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
   * NONINFRINGEMENT.  See the GNU General Public License for more
   * details.
   *
   * You should have received a copy of the GNU General Public License
   * along with this file; if not, write to the Free Software
   * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
   * or visit http://www.gnu.org/licenses/.
   *
   * This file may also be available under a different license from Cavium.
   * Contact Cavium Networks for more information
   ***********************license end**************************************/
  
  #ifndef __CVMX_STXX_DEFS_H__
  #define __CVMX_STXX_DEFS_H__
  
  #define CVMX_STXX_ARB_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000608ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_BCKPRS_CNT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000688ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_COM_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000600ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_DIP_CNT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000690ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_IGN_CAL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000610ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_INT_MSK(block_id) (CVMX_ADD_IO_SEG(0x00011800900006A0ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_INT_REG(block_id) (CVMX_ADD_IO_SEG(0x0001180090000698ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_INT_SYNC(block_id) (CVMX_ADD_IO_SEG(0x00011800900006A8ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_MIN_BST(block_id) (CVMX_ADD_IO_SEG(0x0001180090000618ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_SPI4_CALX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000400ull) + (((offset) & 31) + ((block_id) & 1) * 0x1000000ull) * 8)
  #define CVMX_STXX_SPI4_DAT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000628ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_SPI4_STAT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000630ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_STAT_BYTES_HI(block_id) (CVMX_ADD_IO_SEG(0x0001180090000648ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_STAT_BYTES_LO(block_id) (CVMX_ADD_IO_SEG(0x0001180090000680ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_STAT_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000638ull) + ((block_id) & 1) * 0x8000000ull)
  #define CVMX_STXX_STAT_PKT_XMT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000640ull) + ((block_id) & 1) * 0x8000000ull)
  
  union cvmx_stxx_arb_ctl {
  	uint64_t u64;
  	struct cvmx_stxx_arb_ctl_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_6_63:58;
  		uint64_t mintrn:1;
  		uint64_t reserved_4_4:1;
  		uint64_t igntpa:1;
  		uint64_t reserved_0_2:3;
  #else
  		uint64_t reserved_0_2:3;
  		uint64_t igntpa:1;
  		uint64_t reserved_4_4:1;
  		uint64_t mintrn:1;
  		uint64_t reserved_6_63:58;
  #endif
  	} s;
  	struct cvmx_stxx_arb_ctl_s cn38xx;
  	struct cvmx_stxx_arb_ctl_s cn38xxp2;
  	struct cvmx_stxx_arb_ctl_s cn58xx;
  	struct cvmx_stxx_arb_ctl_s cn58xxp1;
  };
  
  union cvmx_stxx_bckprs_cnt {
  	uint64_t u64;
  	struct cvmx_stxx_bckprs_cnt_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_32_63:32;
  		uint64_t cnt:32;
  #else
  		uint64_t cnt:32;
  		uint64_t reserved_32_63:32;
  #endif
  	} s;
  	struct cvmx_stxx_bckprs_cnt_s cn38xx;
  	struct cvmx_stxx_bckprs_cnt_s cn38xxp2;
  	struct cvmx_stxx_bckprs_cnt_s cn58xx;
  	struct cvmx_stxx_bckprs_cnt_s cn58xxp1;
  };
  
  union cvmx_stxx_com_ctl {
  	uint64_t u64;
  	struct cvmx_stxx_com_ctl_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_4_63:60;
  		uint64_t st_en:1;
  		uint64_t reserved_1_2:2;
  		uint64_t inf_en:1;
  #else
  		uint64_t inf_en:1;
  		uint64_t reserved_1_2:2;
  		uint64_t st_en:1;
  		uint64_t reserved_4_63:60;
  #endif
  	} s;
  	struct cvmx_stxx_com_ctl_s cn38xx;
  	struct cvmx_stxx_com_ctl_s cn38xxp2;
  	struct cvmx_stxx_com_ctl_s cn58xx;
  	struct cvmx_stxx_com_ctl_s cn58xxp1;
  };
  
  union cvmx_stxx_dip_cnt {
  	uint64_t u64;
  	struct cvmx_stxx_dip_cnt_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_8_63:56;
  		uint64_t frmmax:4;
  		uint64_t dipmax:4;
  #else
  		uint64_t dipmax:4;
  		uint64_t frmmax:4;
  		uint64_t reserved_8_63:56;
  #endif
  	} s;
  	struct cvmx_stxx_dip_cnt_s cn38xx;
  	struct cvmx_stxx_dip_cnt_s cn38xxp2;
  	struct cvmx_stxx_dip_cnt_s cn58xx;
  	struct cvmx_stxx_dip_cnt_s cn58xxp1;
  };
  
  union cvmx_stxx_ign_cal {
  	uint64_t u64;
  	struct cvmx_stxx_ign_cal_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_16_63:48;
  		uint64_t igntpa:16;
  #else
  		uint64_t igntpa:16;
  		uint64_t reserved_16_63:48;
  #endif
  	} s;
  	struct cvmx_stxx_ign_cal_s cn38xx;
  	struct cvmx_stxx_ign_cal_s cn38xxp2;
  	struct cvmx_stxx_ign_cal_s cn58xx;
  	struct cvmx_stxx_ign_cal_s cn58xxp1;
  };
  
  union cvmx_stxx_int_msk {
  	uint64_t u64;
  	struct cvmx_stxx_int_msk_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_8_63:56;
  		uint64_t frmerr:1;
  		uint64_t unxfrm:1;
  		uint64_t nosync:1;
  		uint64_t diperr:1;
  		uint64_t datovr:1;
  		uint64_t ovrbst:1;
  		uint64_t calpar1:1;
  		uint64_t calpar0:1;
  #else
  		uint64_t calpar0:1;
  		uint64_t calpar1:1;
  		uint64_t ovrbst:1;
  		uint64_t datovr:1;
  		uint64_t diperr:1;
  		uint64_t nosync:1;
  		uint64_t unxfrm:1;
  		uint64_t frmerr:1;
  		uint64_t reserved_8_63:56;
  #endif
  	} s;
  	struct cvmx_stxx_int_msk_s cn38xx;
  	struct cvmx_stxx_int_msk_s cn38xxp2;
  	struct cvmx_stxx_int_msk_s cn58xx;
  	struct cvmx_stxx_int_msk_s cn58xxp1;
  };
  
  union cvmx_stxx_int_reg {
  	uint64_t u64;
  	struct cvmx_stxx_int_reg_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_9_63:55;
  		uint64_t syncerr:1;
  		uint64_t frmerr:1;
  		uint64_t unxfrm:1;
  		uint64_t nosync:1;
  		uint64_t diperr:1;
  		uint64_t datovr:1;
  		uint64_t ovrbst:1;
  		uint64_t calpar1:1;
  		uint64_t calpar0:1;
  #else
  		uint64_t calpar0:1;
  		uint64_t calpar1:1;
  		uint64_t ovrbst:1;
  		uint64_t datovr:1;
  		uint64_t diperr:1;
  		uint64_t nosync:1;
  		uint64_t unxfrm:1;
  		uint64_t frmerr:1;
  		uint64_t syncerr:1;
  		uint64_t reserved_9_63:55;
  #endif
  	} s;
  	struct cvmx_stxx_int_reg_s cn38xx;
  	struct cvmx_stxx_int_reg_s cn38xxp2;
  	struct cvmx_stxx_int_reg_s cn58xx;
  	struct cvmx_stxx_int_reg_s cn58xxp1;
  };
  
  union cvmx_stxx_int_sync {
  	uint64_t u64;
  	struct cvmx_stxx_int_sync_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_8_63:56;
  		uint64_t frmerr:1;
  		uint64_t unxfrm:1;
  		uint64_t nosync:1;
  		uint64_t diperr:1;
  		uint64_t datovr:1;
  		uint64_t ovrbst:1;
  		uint64_t calpar1:1;
  		uint64_t calpar0:1;
  #else
  		uint64_t calpar0:1;
  		uint64_t calpar1:1;
  		uint64_t ovrbst:1;
  		uint64_t datovr:1;
  		uint64_t diperr:1;
  		uint64_t nosync:1;
  		uint64_t unxfrm:1;
  		uint64_t frmerr:1;
  		uint64_t reserved_8_63:56;
  #endif
  	} s;
  	struct cvmx_stxx_int_sync_s cn38xx;
  	struct cvmx_stxx_int_sync_s cn38xxp2;
  	struct cvmx_stxx_int_sync_s cn58xx;
  	struct cvmx_stxx_int_sync_s cn58xxp1;
  };
  
  union cvmx_stxx_min_bst {
  	uint64_t u64;
  	struct cvmx_stxx_min_bst_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_9_63:55;
  		uint64_t minb:9;
  #else
  		uint64_t minb:9;
  		uint64_t reserved_9_63:55;
  #endif
  	} s;
  	struct cvmx_stxx_min_bst_s cn38xx;
  	struct cvmx_stxx_min_bst_s cn38xxp2;
  	struct cvmx_stxx_min_bst_s cn58xx;
  	struct cvmx_stxx_min_bst_s cn58xxp1;
  };
  
  union cvmx_stxx_spi4_calx {
  	uint64_t u64;
  	struct cvmx_stxx_spi4_calx_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_17_63:47;
  		uint64_t oddpar:1;
  		uint64_t prt3:4;
  		uint64_t prt2:4;
  		uint64_t prt1:4;
  		uint64_t prt0:4;
  #else
  		uint64_t prt0:4;
  		uint64_t prt1:4;
  		uint64_t prt2:4;
  		uint64_t prt3:4;
  		uint64_t oddpar:1;
  		uint64_t reserved_17_63:47;
  #endif
  	} s;
  	struct cvmx_stxx_spi4_calx_s cn38xx;
  	struct cvmx_stxx_spi4_calx_s cn38xxp2;
  	struct cvmx_stxx_spi4_calx_s cn58xx;
  	struct cvmx_stxx_spi4_calx_s cn58xxp1;
  };
  
  union cvmx_stxx_spi4_dat {
  	uint64_t u64;
  	struct cvmx_stxx_spi4_dat_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_32_63:32;
  		uint64_t alpha:16;
  		uint64_t max_t:16;
  #else
  		uint64_t max_t:16;
  		uint64_t alpha:16;
  		uint64_t reserved_32_63:32;
  #endif
  	} s;
  	struct cvmx_stxx_spi4_dat_s cn38xx;
  	struct cvmx_stxx_spi4_dat_s cn38xxp2;
  	struct cvmx_stxx_spi4_dat_s cn58xx;
  	struct cvmx_stxx_spi4_dat_s cn58xxp1;
  };
  
  union cvmx_stxx_spi4_stat {
  	uint64_t u64;
  	struct cvmx_stxx_spi4_stat_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_16_63:48;
  		uint64_t m:8;
  		uint64_t reserved_7_7:1;
  		uint64_t len:7;
  #else
  		uint64_t len:7;
  		uint64_t reserved_7_7:1;
  		uint64_t m:8;
  		uint64_t reserved_16_63:48;
  #endif
  	} s;
  	struct cvmx_stxx_spi4_stat_s cn38xx;
  	struct cvmx_stxx_spi4_stat_s cn38xxp2;
  	struct cvmx_stxx_spi4_stat_s cn58xx;
  	struct cvmx_stxx_spi4_stat_s cn58xxp1;
  };
  
  union cvmx_stxx_stat_bytes_hi {
  	uint64_t u64;
  	struct cvmx_stxx_stat_bytes_hi_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_32_63:32;
  		uint64_t cnt:32;
  #else
  		uint64_t cnt:32;
  		uint64_t reserved_32_63:32;
  #endif
  	} s;
  	struct cvmx_stxx_stat_bytes_hi_s cn38xx;
  	struct cvmx_stxx_stat_bytes_hi_s cn38xxp2;
  	struct cvmx_stxx_stat_bytes_hi_s cn58xx;
  	struct cvmx_stxx_stat_bytes_hi_s cn58xxp1;
  };
  
  union cvmx_stxx_stat_bytes_lo {
  	uint64_t u64;
  	struct cvmx_stxx_stat_bytes_lo_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_32_63:32;
  		uint64_t cnt:32;
  #else
  		uint64_t cnt:32;
  		uint64_t reserved_32_63:32;
  #endif
  	} s;
  	struct cvmx_stxx_stat_bytes_lo_s cn38xx;
  	struct cvmx_stxx_stat_bytes_lo_s cn38xxp2;
  	struct cvmx_stxx_stat_bytes_lo_s cn58xx;
  	struct cvmx_stxx_stat_bytes_lo_s cn58xxp1;
  };
  
  union cvmx_stxx_stat_ctl {
  	uint64_t u64;
  	struct cvmx_stxx_stat_ctl_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_5_63:59;
  		uint64_t clr:1;
  		uint64_t bckprs:4;
  #else
  		uint64_t bckprs:4;
  		uint64_t clr:1;
  		uint64_t reserved_5_63:59;
  #endif
  	} s;
  	struct cvmx_stxx_stat_ctl_s cn38xx;
  	struct cvmx_stxx_stat_ctl_s cn38xxp2;
  	struct cvmx_stxx_stat_ctl_s cn58xx;
  	struct cvmx_stxx_stat_ctl_s cn58xxp1;
  };
  
  union cvmx_stxx_stat_pkt_xmt {
  	uint64_t u64;
  	struct cvmx_stxx_stat_pkt_xmt_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_32_63:32;
  		uint64_t cnt:32;
  #else
  		uint64_t cnt:32;
  		uint64_t reserved_32_63:32;
  #endif
  	} s;
  	struct cvmx_stxx_stat_pkt_xmt_s cn38xx;
  	struct cvmx_stxx_stat_pkt_xmt_s cn38xxp2;
  	struct cvmx_stxx_stat_pkt_xmt_s cn58xx;
  	struct cvmx_stxx_stat_pkt_xmt_s cn58xxp1;
  };
  
  #endif