Blame view

kernel/linux-rt-4.4.41/arch/mips/include/asm/octeon/cvmx-rnm-defs.h 6.03 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
  /***********************license start***************
   * Author: Cavium Networks
   *
   * Contact: support@caviumnetworks.com
   * This file is part of the OCTEON SDK
   *
   * Copyright (c) 2003-2012 Cavium Networks
   *
   * This file is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License, Version 2, as
   * published by the Free Software Foundation.
   *
   * This file is distributed in the hope that it will be useful, but
   * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
   * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
   * NONINFRINGEMENT.  See the GNU General Public License for more
   * details.
   *
   * You should have received a copy of the GNU General Public License
   * along with this file; if not, write to the Free Software
   * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
   * or visit http://www.gnu.org/licenses/.
   *
   * This file may also be available under a different license from Cavium.
   * Contact Cavium Networks for more information
   ***********************license end**************************************/
  
  #ifndef __CVMX_RNM_DEFS_H__
  #define __CVMX_RNM_DEFS_H__
  
  #define CVMX_RNM_BIST_STATUS (CVMX_ADD_IO_SEG(0x0001180040000008ull))
  #define CVMX_RNM_CTL_STATUS (CVMX_ADD_IO_SEG(0x0001180040000000ull))
  #define CVMX_RNM_EER_DBG (CVMX_ADD_IO_SEG(0x0001180040000018ull))
  #define CVMX_RNM_EER_KEY (CVMX_ADD_IO_SEG(0x0001180040000010ull))
  #define CVMX_RNM_SERIAL_NUM (CVMX_ADD_IO_SEG(0x0001180040000020ull))
  
  union cvmx_rnm_bist_status {
  	uint64_t u64;
  	struct cvmx_rnm_bist_status_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_2_63:62;
  		uint64_t rrc:1;
  		uint64_t mem:1;
  #else
  		uint64_t mem:1;
  		uint64_t rrc:1;
  		uint64_t reserved_2_63:62;
  #endif
  	} s;
  	struct cvmx_rnm_bist_status_s cn30xx;
  	struct cvmx_rnm_bist_status_s cn31xx;
  	struct cvmx_rnm_bist_status_s cn38xx;
  	struct cvmx_rnm_bist_status_s cn38xxp2;
  	struct cvmx_rnm_bist_status_s cn50xx;
  	struct cvmx_rnm_bist_status_s cn52xx;
  	struct cvmx_rnm_bist_status_s cn52xxp1;
  	struct cvmx_rnm_bist_status_s cn56xx;
  	struct cvmx_rnm_bist_status_s cn56xxp1;
  	struct cvmx_rnm_bist_status_s cn58xx;
  	struct cvmx_rnm_bist_status_s cn58xxp1;
  	struct cvmx_rnm_bist_status_s cn61xx;
  	struct cvmx_rnm_bist_status_s cn63xx;
  	struct cvmx_rnm_bist_status_s cn63xxp1;
  	struct cvmx_rnm_bist_status_s cn66xx;
  	struct cvmx_rnm_bist_status_s cn68xx;
  	struct cvmx_rnm_bist_status_s cn68xxp1;
  	struct cvmx_rnm_bist_status_s cnf71xx;
  };
  
  union cvmx_rnm_ctl_status {
  	uint64_t u64;
  	struct cvmx_rnm_ctl_status_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_12_63:52;
  		uint64_t dis_mak:1;
  		uint64_t eer_lck:1;
  		uint64_t eer_val:1;
  		uint64_t ent_sel:4;
  		uint64_t exp_ent:1;
  		uint64_t rng_rst:1;
  		uint64_t rnm_rst:1;
  		uint64_t rng_en:1;
  		uint64_t ent_en:1;
  #else
  		uint64_t ent_en:1;
  		uint64_t rng_en:1;
  		uint64_t rnm_rst:1;
  		uint64_t rng_rst:1;
  		uint64_t exp_ent:1;
  		uint64_t ent_sel:4;
  		uint64_t eer_val:1;
  		uint64_t eer_lck:1;
  		uint64_t dis_mak:1;
  		uint64_t reserved_12_63:52;
  #endif
  	} s;
  	struct cvmx_rnm_ctl_status_cn30xx {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_4_63:60;
  		uint64_t rng_rst:1;
  		uint64_t rnm_rst:1;
  		uint64_t rng_en:1;
  		uint64_t ent_en:1;
  #else
  		uint64_t ent_en:1;
  		uint64_t rng_en:1;
  		uint64_t rnm_rst:1;
  		uint64_t rng_rst:1;
  		uint64_t reserved_4_63:60;
  #endif
  	} cn30xx;
  	struct cvmx_rnm_ctl_status_cn30xx cn31xx;
  	struct cvmx_rnm_ctl_status_cn30xx cn38xx;
  	struct cvmx_rnm_ctl_status_cn30xx cn38xxp2;
  	struct cvmx_rnm_ctl_status_cn50xx {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_9_63:55;
  		uint64_t ent_sel:4;
  		uint64_t exp_ent:1;
  		uint64_t rng_rst:1;
  		uint64_t rnm_rst:1;
  		uint64_t rng_en:1;
  		uint64_t ent_en:1;
  #else
  		uint64_t ent_en:1;
  		uint64_t rng_en:1;
  		uint64_t rnm_rst:1;
  		uint64_t rng_rst:1;
  		uint64_t exp_ent:1;
  		uint64_t ent_sel:4;
  		uint64_t reserved_9_63:55;
  #endif
  	} cn50xx;
  	struct cvmx_rnm_ctl_status_cn50xx cn52xx;
  	struct cvmx_rnm_ctl_status_cn50xx cn52xxp1;
  	struct cvmx_rnm_ctl_status_cn50xx cn56xx;
  	struct cvmx_rnm_ctl_status_cn50xx cn56xxp1;
  	struct cvmx_rnm_ctl_status_cn50xx cn58xx;
  	struct cvmx_rnm_ctl_status_cn50xx cn58xxp1;
  	struct cvmx_rnm_ctl_status_s cn61xx;
  	struct cvmx_rnm_ctl_status_cn63xx {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t reserved_11_63:53;
  		uint64_t eer_lck:1;
  		uint64_t eer_val:1;
  		uint64_t ent_sel:4;
  		uint64_t exp_ent:1;
  		uint64_t rng_rst:1;
  		uint64_t rnm_rst:1;
  		uint64_t rng_en:1;
  		uint64_t ent_en:1;
  #else
  		uint64_t ent_en:1;
  		uint64_t rng_en:1;
  		uint64_t rnm_rst:1;
  		uint64_t rng_rst:1;
  		uint64_t exp_ent:1;
  		uint64_t ent_sel:4;
  		uint64_t eer_val:1;
  		uint64_t eer_lck:1;
  		uint64_t reserved_11_63:53;
  #endif
  	} cn63xx;
  	struct cvmx_rnm_ctl_status_cn63xx cn63xxp1;
  	struct cvmx_rnm_ctl_status_s cn66xx;
  	struct cvmx_rnm_ctl_status_cn63xx cn68xx;
  	struct cvmx_rnm_ctl_status_cn63xx cn68xxp1;
  	struct cvmx_rnm_ctl_status_s cnf71xx;
  };
  
  union cvmx_rnm_eer_dbg {
  	uint64_t u64;
  	struct cvmx_rnm_eer_dbg_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t dat:64;
  #else
  		uint64_t dat:64;
  #endif
  	} s;
  	struct cvmx_rnm_eer_dbg_s cn61xx;
  	struct cvmx_rnm_eer_dbg_s cn63xx;
  	struct cvmx_rnm_eer_dbg_s cn63xxp1;
  	struct cvmx_rnm_eer_dbg_s cn66xx;
  	struct cvmx_rnm_eer_dbg_s cn68xx;
  	struct cvmx_rnm_eer_dbg_s cn68xxp1;
  	struct cvmx_rnm_eer_dbg_s cnf71xx;
  };
  
  union cvmx_rnm_eer_key {
  	uint64_t u64;
  	struct cvmx_rnm_eer_key_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t key:64;
  #else
  		uint64_t key:64;
  #endif
  	} s;
  	struct cvmx_rnm_eer_key_s cn61xx;
  	struct cvmx_rnm_eer_key_s cn63xx;
  	struct cvmx_rnm_eer_key_s cn63xxp1;
  	struct cvmx_rnm_eer_key_s cn66xx;
  	struct cvmx_rnm_eer_key_s cn68xx;
  	struct cvmx_rnm_eer_key_s cn68xxp1;
  	struct cvmx_rnm_eer_key_s cnf71xx;
  };
  
  union cvmx_rnm_serial_num {
  	uint64_t u64;
  	struct cvmx_rnm_serial_num_s {
  #ifdef __BIG_ENDIAN_BITFIELD
  		uint64_t dat:64;
  #else
  		uint64_t dat:64;
  #endif
  	} s;
  	struct cvmx_rnm_serial_num_s cn61xx;
  	struct cvmx_rnm_serial_num_s cn63xx;
  	struct cvmx_rnm_serial_num_s cn66xx;
  	struct cvmx_rnm_serial_num_s cn68xx;
  	struct cvmx_rnm_serial_num_s cn68xxp1;
  	struct cvmx_rnm_serial_num_s cnf71xx;
  };
  
  #endif