Blame view

kernel/linux-rt-4.4.41/arch/mips/include/asm/mach-ralink/ralink_regs.h 1.4 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
  /*
   *  Ralink SoC register definitions
   *
   *  Copyright (C) 2013 John Crispin <blogic@openwrt.org>
   *  Copyright (C) 2008-2010 Gabor Juhos <juhosg@openwrt.org>
   *  Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
   *
   *  This program is free software; you can redistribute it and/or modify it
   *  under the terms of the GNU General Public License version 2 as published
   *  by the Free Software Foundation.
   */
  
  #ifndef _RALINK_REGS_H_
  #define _RALINK_REGS_H_
  
  enum ralink_soc_type {
  	RALINK_UNKNOWN = 0,
  	RT2880_SOC,
  	RT3883_SOC,
  	RT305X_SOC_RT3050,
  	RT305X_SOC_RT3052,
  	RT305X_SOC_RT3350,
  	RT305X_SOC_RT3352,
  	RT305X_SOC_RT5350,
  	MT762X_SOC_MT7620A,
  	MT762X_SOC_MT7620N,
  	MT762X_SOC_MT7621AT,
  	MT762X_SOC_MT7628AN,
  	MT762X_SOC_MT7688,
  };
  extern enum ralink_soc_type ralink_soc;
  
  extern __iomem void *rt_sysc_membase;
  extern __iomem void *rt_memc_membase;
  
  static inline void rt_sysc_w32(u32 val, unsigned reg)
  {
  	__raw_writel(val, rt_sysc_membase + reg);
  }
  
  static inline u32 rt_sysc_r32(unsigned reg)
  {
  	return __raw_readl(rt_sysc_membase + reg);
  }
  
  static inline void rt_sysc_m32(u32 clr, u32 set, unsigned reg)
  {
  	u32 val = rt_sysc_r32(reg) & ~clr;
  
  	__raw_writel(val | set, rt_sysc_membase + reg);
  }
  
  static inline void rt_memc_w32(u32 val, unsigned reg)
  {
  	__raw_writel(val, rt_memc_membase + reg);
  }
  
  static inline u32 rt_memc_r32(unsigned reg)
  {
  	return __raw_readl(rt_memc_membase + reg);
  }
  
  #endif /* _RALINK_REGS_H_ */