Blame view

kernel/linux-rt-4.4.41/arch/mips/include/asm/mach-dec/cpu-feature-overrides.h 2.87 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
  /*
   *	CPU feature overrides for DECstation systems.  Two variations
   *	are generally applicable.
   *
   *	Copyright (C) 2013  Maciej W. Rozycki
   *
   *	This program is free software; you can redistribute it and/or
   *	modify it under the terms of the GNU General Public License
   *	as published by the Free Software Foundation; either version
   *	2 of the License, or (at your option) any later version.
   */
  #ifndef __ASM_MACH_DEC_CPU_FEATURE_OVERRIDES_H
  #define __ASM_MACH_DEC_CPU_FEATURE_OVERRIDES_H
  
  /* Generic ones first.  */
  #define cpu_has_tlb			1
  #define cpu_has_tlbinv			0
  #define cpu_has_segments		0
  #define cpu_has_eva			0
  #define cpu_has_htw			0
  #define cpu_has_rixiex			0
  #define cpu_has_maar			0
  #define cpu_has_rw_llb			0
  #define cpu_has_tx39_cache		0
  #define cpu_has_divec			0
  #define cpu_has_prefetch		0
  #define cpu_has_mcheck			0
  #define cpu_has_ejtag			0
  #define cpu_has_mips16			0
  #define cpu_has_mdmx			0
  #define cpu_has_mips3d			0
  #define cpu_has_smartmips		0
  #define cpu_has_rixi			0
  #define cpu_has_xpa			0
  #define cpu_has_vtag_icache		0
  #define cpu_has_ic_fills_f_dc		0
  #define cpu_has_pindexed_dcache		0
  #define cpu_has_local_ebase		0
  #define cpu_icache_snoops_remote_store	1
  #define cpu_has_mips_4			0
  #define cpu_has_mips_5			0
  #define cpu_has_mips32r1		0
  #define cpu_has_mips32r2		0
  #define cpu_has_mips64r1		0
  #define cpu_has_mips64r2		0
  #define cpu_has_dsp			0
  #define cpu_has_dsp2			0
  #define cpu_has_mipsmt			0
  #define cpu_has_userlocal		0
  #define cpu_hwrena_impl_bits		0
  #define cpu_has_perf_cntr_intr_bit	0
  #define cpu_has_vz			0
  #define cpu_has_fre			0
  #define cpu_has_cdmm			0
  
  /* R3k-specific ones.  */
  #ifdef CONFIG_CPU_R3000
  #define cpu_has_3kex			1
  #define cpu_has_4kex			0
  #define cpu_has_3k_cache		1
  #define cpu_has_4k_cache		0
  #define cpu_has_32fpr			0
  #define cpu_has_counter			0
  #define cpu_has_watch			0
  #define cpu_has_vce			0
  #define cpu_has_cache_cdex_p		0
  #define cpu_has_cache_cdex_s		0
  #define cpu_has_llsc			0
  #define cpu_has_dc_aliases		0
  #define cpu_has_mips_2			0
  #define cpu_has_mips_3			0
  #define cpu_has_nofpuex			1
  #define cpu_has_inclusive_pcaches	0
  #define cpu_dcache_line_size()		4
  #define cpu_icache_line_size()		4
  #define cpu_scache_line_size()		0
  #endif /* CONFIG_CPU_R3000 */
  
  /* R4k-specific ones.  */
  #ifdef CONFIG_CPU_R4X00
  #define cpu_has_3kex			0
  #define cpu_has_4kex			1
  #define cpu_has_3k_cache		0
  #define cpu_has_4k_cache		1
  #define cpu_has_32fpr			1
  #define cpu_has_counter			1
  #define cpu_has_watch			1
  #define cpu_has_vce			1
  #define cpu_has_cache_cdex_p		1
  #define cpu_has_cache_cdex_s		1
  #define cpu_has_llsc			1
  #define cpu_has_dc_aliases		(PAGE_SIZE < 0x4000)
  #define cpu_has_mips_2			1
  #define cpu_has_mips_3			1
  #define cpu_has_nofpuex			0
  #define cpu_has_inclusive_pcaches	1
  #define cpu_dcache_line_size()		16
  #define cpu_icache_line_size()		16
  #define cpu_scache_line_size()		32
  #endif /* CONFIG_CPU_R4X00 */
  
  #endif /* __ASM_MACH_DEC_CPU_FEATURE_OVERRIDES_H */