Blame view

kernel/linux-rt-4.4.41/arch/arc/boot/dts/nsim_hs.dts 1.37 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
  /*
   * Copyright (C) 2014-15 Synopsys, Inc. (www.synopsys.com)
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License version 2 as
   * published by the Free Software Foundation.
   */
  /dts-v1/;
  
  /include/ "skeleton.dtsi"
  
  / {
  	compatible = "snps,nsim_hs";
  	#address-cells = <2>;
  	#size-cells = <2>;
  	interrupt-parent = <&core_intc>;
  
  	memory {
  		device_type = "memory";
  		/* CONFIG_LINUX_LINK_BASE needs to match low mem start */
  		reg = <0x0 0x80000000 0x0 0x20000000	/* 512 MB low mem */
  		       0x1 0x00000000 0x0 0x40000000>;	/* 1 GB highmem */
  	};
  
  	chosen {
  		bootargs = "earlycon=arc_uart,mmio32,0xc0fc1000,115200n8 console=ttyARC0,115200n8";
  	};
  
  	aliases {
  		serial0 = &arcuart0;
  	};
  
  	fpga {
  		compatible = "simple-bus";
  		#address-cells = <1>;
  		#size-cells = <1>;
  
  		/* only perip space at end of low mem accessible */
  		ranges = <0x80000000 0x0 0x80000000 0x80000000>;
  
  		core_intc: core-interrupt-controller {
  			compatible = "snps,archs-intc";
  			interrupt-controller;
  			#interrupt-cells = <1>;
  		};
  
  		arcuart0: serial@c0fc1000 {
  			compatible = "snps,arc-uart";
  			reg = <0xc0fc1000 0x100>;
  			interrupts = <24>;
  			clock-frequency = <80000000>;
  			current-speed = <115200>;
  			status = "okay";
  		};
  
  		arcpct0: pct {
  			compatible = "snps,archs-pct";
  			#interrupt-cells = <1>;
  			interrupts = <20>;
  		};
  	};
  };