Blame view

kernel/linux-rt-4.4.41/drivers/gpu/drm/nouveau/nv04_fence.c 3.03 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
  /*
   * Copyright 2012 Red Hat Inc.
   *
   * Permission is hereby granted, free of charge, to any person obtaining a
   * copy of this software and associated documentation files (the "Software"),
   * to deal in the Software without restriction, including without limitation
   * the rights to use, copy, modify, merge, publish, distribute, sublicense,
   * and/or sell copies of the Software, and to permit persons to whom the
   * Software is furnished to do so, subject to the following conditions:
   *
   * The above copyright notice and this permission notice shall be included in
   * all copies or substantial portions of the Software.
   *
   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
   * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
   * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
   * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
   * OTHER DEALINGS IN THE SOFTWARE.
   *
   * Authors: Ben Skeggs
   */
  
  #include "nouveau_drm.h"
  #include "nouveau_dma.h"
  #include "nouveau_fence.h"
  
  struct nv04_fence_chan {
  	struct nouveau_fence_chan base;
  };
  
  struct nv04_fence_priv {
  	struct nouveau_fence_priv base;
  };
  
  static int
  nv04_fence_emit(struct nouveau_fence *fence)
  {
  	struct nouveau_channel *chan = fence->channel;
  	int ret = RING_SPACE(chan, 2);
  	if (ret == 0) {
  		BEGIN_NV04(chan, NvSubSw, 0x0150, 1);
  		OUT_RING  (chan, fence->base.seqno);
  		FIRE_RING (chan);
  	}
  	return ret;
  }
  
  static int
  nv04_fence_sync(struct nouveau_fence *fence,
  		struct nouveau_channel *prev, struct nouveau_channel *chan)
  {
  	return -ENODEV;
  }
  
  static u32
  nv04_fence_read(struct nouveau_channel *chan)
  {
  	struct nv04_nvsw_get_ref_v0 args = {};
  	WARN_ON(nvif_object_mthd(&chan->nvsw, NV04_NVSW_GET_REF,
  				 &args, sizeof(args)));
  	return args.ref;
  }
  
  static void
  nv04_fence_context_del(struct nouveau_channel *chan)
  {
  	struct nv04_fence_chan *fctx = chan->fence;
  	nouveau_fence_context_del(&fctx->base);
  	chan->fence = NULL;
  	nouveau_fence_context_free(&fctx->base);
  }
  
  static int
  nv04_fence_context_new(struct nouveau_channel *chan)
  {
  	struct nv04_fence_chan *fctx = kzalloc(sizeof(*fctx), GFP_KERNEL);
  	if (fctx) {
  		nouveau_fence_context_new(chan, &fctx->base);
  		fctx->base.emit = nv04_fence_emit;
  		fctx->base.sync = nv04_fence_sync;
  		fctx->base.read = nv04_fence_read;
  		chan->fence = fctx;
  		return 0;
  	}
  	return -ENOMEM;
  }
  
  static void
  nv04_fence_destroy(struct nouveau_drm *drm)
  {
  	struct nv04_fence_priv *priv = drm->fence;
  	drm->fence = NULL;
  	kfree(priv);
  }
  
  int
  nv04_fence_create(struct nouveau_drm *drm)
  {
  	struct nv04_fence_priv *priv;
  
  	priv = drm->fence = kzalloc(sizeof(*priv), GFP_KERNEL);
  	if (!priv)
  		return -ENOMEM;
  
  	priv->base.dtor = nv04_fence_destroy;
  	priv->base.context_new = nv04_fence_context_new;
  	priv->base.context_del = nv04_fence_context_del;
  	priv->base.contexts = 15;
  	priv->base.context_base = fence_context_alloc(priv->base.contexts);
  	return 0;
  }