Blame view

kernel/linux-rt-4.4.41/arch/nios2/boot/compressed/console.c 2.97 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
  /*
   *  Copyright (C) 2008-2010 Thomas Chou <thomas@wytron.com.tw>
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License as published by
   * the Free Software Foundation; either version 2 of the License, or
   * (at your option) any later version.
   *
   * This program is distributed in the hope that it will be useful,
   * but WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   * GNU General Public License for more details.
   *
   * You should have received a copy of the GNU General Public License
   * along with this program.  If not, see <http://www.gnu.org/licenses/>.
   *
   */
  
  #include <linux/io.h>
  
  #if (defined(CONFIG_SERIAL_ALTERA_JTAGUART_CONSOLE) && defined(JTAG_UART_BASE))\
  	|| (defined(CONFIG_SERIAL_ALTERA_UART_CONSOLE) && defined(UART0_BASE))
  static void *my_ioremap(unsigned long physaddr)
  {
  	return (void *)(physaddr | CONFIG_NIOS2_IO_REGION_BASE);
  }
  #endif
  
  #if defined(CONFIG_SERIAL_ALTERA_JTAGUART_CONSOLE) && defined(JTAG_UART_BASE)
  
  #define ALTERA_JTAGUART_SIZE				8
  #define ALTERA_JTAGUART_DATA_REG			0
  #define ALTERA_JTAGUART_CONTROL_REG			4
  #define ALTERA_JTAGUART_CONTROL_AC_MSK			(0x00000400)
  #define ALTERA_JTAGUART_CONTROL_WSPACE_MSK		(0xFFFF0000)
  static void *uartbase;
  
  #if defined(CONFIG_SERIAL_ALTERA_JTAGUART_CONSOLE_BYPASS)
  static void jtag_putc(int ch)
  {
  	if (readl(uartbase + ALTERA_JTAGUART_CONTROL_REG) &
  		ALTERA_JTAGUART_CONTROL_WSPACE_MSK)
  		writeb(ch, uartbase + ALTERA_JTAGUART_DATA_REG);
  }
  #else
  static void jtag_putc(int ch)
  {
  	while ((readl(uartbase + ALTERA_JTAGUART_CONTROL_REG) &
  		ALTERA_JTAGUART_CONTROL_WSPACE_MSK) == 0)
  		;
  	writeb(ch, uartbase + ALTERA_JTAGUART_DATA_REG);
  }
  #endif
  
  static int putchar(int ch)
  {
  	jtag_putc(ch);
  	return ch;
  }
  
  static void console_init(void)
  {
  	uartbase = my_ioremap((unsigned long) JTAG_UART_BASE);
  	writel(ALTERA_JTAGUART_CONTROL_AC_MSK,
  		uartbase + ALTERA_JTAGUART_CONTROL_REG);
  }
  
  #elif defined(CONFIG_SERIAL_ALTERA_UART_CONSOLE) && defined(UART0_BASE)
  
  #define ALTERA_UART_SIZE		32
  #define ALTERA_UART_TXDATA_REG		4
  #define ALTERA_UART_STATUS_REG		8
  #define ALTERA_UART_DIVISOR_REG		16
  #define ALTERA_UART_STATUS_TRDY_MSK	(0x40)
  static unsigned uartbase;
  
  static void uart_putc(int ch)
  {
  	int i;
  
  	for (i = 0; (i < 0x10000); i++) {
  		if (readw(uartbase + ALTERA_UART_STATUS_REG) &
  			ALTERA_UART_STATUS_TRDY_MSK)
  			break;
  	}
  	writeb(ch, uartbase + ALTERA_UART_TXDATA_REG);
  }
  
  static int putchar(int ch)
  {
  	uart_putc(ch);
  	if (ch == '
  ')
  		uart_putc('\r');
  	return ch;
  }
  
  static void console_init(void)
  {
  	unsigned int baud, baudclk;
  
  	uartbase = (unsigned long) my_ioremap((unsigned long) UART0_BASE);
  	baud = CONFIG_SERIAL_ALTERA_UART_BAUDRATE;
  	baudclk = UART0_FREQ / baud;
  	writew(baudclk, uartbase + ALTERA_UART_DIVISOR_REG);
  }
  
  #else
  
  static int putchar(int ch)
  {
  	return ch;
  }
  
  static void console_init(void)
  {
  }
  
  #endif
  
  static int puts(const char *s)
  {
  	while (*s)
  		putchar(*s++);
  	return 0;
  }