Blame view

kernel/linux-rt-4.4.41/arch/mips/lantiq/falcon/reset.c 2.08 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
  /*
   * This program is free software; you can redistribute it and/or modify it
   * under the terms of the GNU General Public License version 2 as published
   * by the Free Software Foundation.
   *
   * Copyright (C) 2012 Thomas Langer <thomas.langer@lantiq.com>
   * Copyright (C) 2012 John Crispin <blogic@openwrt.org>
   */
  
  #include <linux/init.h>
  #include <linux/io.h>
  #include <linux/pm.h>
  #include <asm/reboot.h>
  #include <linux/export.h>
  
  #include <lantiq_soc.h>
  
  /* CPU0 Reset Source Register */
  #define SYS1_CPU0RS		0x0040
  /* reset cause mask */
  #define CPU0RS_MASK		0x0003
  /* CPU0 Boot Mode Register */
  #define SYS1_BM			0x00a0
  /* boot mode mask */
  #define BM_MASK			0x0005
  
  /* allow platform code to find out what surce we booted from */
  unsigned char ltq_boot_select(void)
  {
  	return ltq_sys1_r32(SYS1_BM) & BM_MASK;
  }
  
  /* allow the watchdog driver to find out what the boot reason was */
  int ltq_reset_cause(void)
  {
  	return ltq_sys1_r32(SYS1_CPU0RS) & CPU0RS_MASK;
  }
  EXPORT_SYMBOL_GPL(ltq_reset_cause);
  
  #define BOOT_REG_BASE	(KSEG1 | 0x1F200000)
  #define BOOT_PW1_REG	(BOOT_REG_BASE | 0x20)
  #define BOOT_PW2_REG	(BOOT_REG_BASE | 0x24)
  #define BOOT_PW1	0x4C545100
  #define BOOT_PW2	0x0051544C
  
  #define WDT_REG_BASE	(KSEG1 | 0x1F8803F0)
  #define WDT_PW1		0x00BE0000
  #define WDT_PW2		0x00DC0000
  
  static void machine_restart(char *command)
  {
  	local_irq_disable();
  
  	/* reboot magic */
  	ltq_w32(BOOT_PW1, (void *)BOOT_PW1_REG); /* 'LTQ\0' */
  	ltq_w32(BOOT_PW2, (void *)BOOT_PW2_REG); /* '\0QTL' */
  	ltq_w32(0, (void *)BOOT_REG_BASE); /* reset Bootreg RVEC */
  
  	/* watchdog magic */
  	ltq_w32(WDT_PW1, (void *)WDT_REG_BASE);
  	ltq_w32(WDT_PW2 |
  		(0x3 << 26) | /* PWL */
  		(0x2 << 24) | /* CLKDIV */
  		(0x1 << 31) | /* enable */
  		(1), /* reload */
  		(void *)WDT_REG_BASE);
  	unreachable();
  }
  
  static void machine_halt(void)
  {
  	local_irq_disable();
  	unreachable();
  }
  
  static void machine_power_off(void)
  {
  	local_irq_disable();
  	unreachable();
  }
  
  static int __init mips_reboot_setup(void)
  {
  	_machine_restart = machine_restart;
  	_machine_halt = machine_halt;
  	pm_power_off = machine_power_off;
  	return 0;
  }
  
  arch_initcall(mips_reboot_setup);