Blame view

kernel/linux-rt-4.4.41/arch/mips/include/asm/txx9/rbtx4927.h 3.82 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
  /*
   * Author: MontaVista Software, Inc.
   *	   source@mvista.com
   *
   * Copyright 2001-2002 MontaVista Software Inc.
   *
   *  This program is free software; you can redistribute it and/or modify it
   *  under the terms of the GNU General Public License as published by the
   *  Free Software Foundation; either version 2 of the License, or (at your
   *  option) any later version.
   *
   *  THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
   *  WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
   *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
   *  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
   *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
   *  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
   *  OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
   *  ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
   *  TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
   *  USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
   *
   *  You should have received a copy of the GNU General Public License along
   *  with this program; if not, write to the Free Software Foundation, Inc.,
   *  675 Mass Ave, Cambridge, MA 02139, USA.
   */
  #ifndef __ASM_TXX9_RBTX4927_H
  #define __ASM_TXX9_RBTX4927_H
  
  #include <asm/txx9/tx4927.h>
  
  #define RBTX4927_PCIMEM		0x08000000
  #define RBTX4927_PCIMEM_SIZE	0x08000000
  #define RBTX4927_PCIIO		0x16000000
  #define RBTX4927_PCIIO_SIZE	0x01000000
  
  #define RBTX4927_LED_ADDR	(IO_BASE + TXX9_CE(2) + 0x00001000)
  #define RBTX4927_IMASK_ADDR	(IO_BASE + TXX9_CE(2) + 0x00002000)
  #define RBTX4927_IMSTAT_ADDR	(IO_BASE + TXX9_CE(2) + 0x00002006)
  #define RBTX4927_SOFTINT_ADDR	(IO_BASE + TXX9_CE(2) + 0x00003000)
  #define RBTX4927_SOFTRESET_ADDR (IO_BASE + TXX9_CE(2) + 0x0000f000)
  #define RBTX4927_SOFTRESETLOCK_ADDR	(IO_BASE + TXX9_CE(2) + 0x0000f002)
  #define RBTX4927_PCIRESET_ADDR	(IO_BASE + TXX9_CE(2) + 0x0000f006)
  #define RBTX4927_BRAMRTC_BASE	(IO_BASE + TXX9_CE(2) + 0x00010000)
  #define RBTX4927_ETHER_BASE	(IO_BASE + TXX9_CE(2) + 0x00020000)
  
  /* Ethernet port address */
  #define RBTX4927_ETHER_ADDR	(RBTX4927_ETHER_BASE + 0x280)
  
  #define rbtx4927_imask_addr	((__u8 __iomem *)RBTX4927_IMASK_ADDR)
  #define rbtx4927_imstat_addr	((__u8 __iomem *)RBTX4927_IMSTAT_ADDR)
  #define rbtx4927_softint_addr	((__u8 __iomem *)RBTX4927_SOFTINT_ADDR)
  #define rbtx4927_softreset_addr ((__u8 __iomem *)RBTX4927_SOFTRESET_ADDR)
  #define rbtx4927_softresetlock_addr	\
  				((__u8 __iomem *)RBTX4927_SOFTRESETLOCK_ADDR)
  #define rbtx4927_pcireset_addr	((__u8 __iomem *)RBTX4927_PCIRESET_ADDR)
  
  /* bits for ISTAT/IMASK/IMSTAT */
  #define RBTX4927_INTB_PCID	0
  #define RBTX4927_INTB_PCIC	1
  #define RBTX4927_INTB_PCIB	2
  #define RBTX4927_INTB_PCIA	3
  #define RBTX4927_INTF_PCID	(1 << RBTX4927_INTB_PCID)
  #define RBTX4927_INTF_PCIC	(1 << RBTX4927_INTB_PCIC)
  #define RBTX4927_INTF_PCIB	(1 << RBTX4927_INTB_PCIB)
  #define RBTX4927_INTF_PCIA	(1 << RBTX4927_INTB_PCIA)
  
  #define RBTX4927_NR_IRQ_IOC	8	/* IOC */
  
  #define RBTX4927_IRQ_IOC	(TXX9_IRQ_BASE + TX4927_NUM_IR)
  #define RBTX4927_IRQ_IOC_PCID	(RBTX4927_IRQ_IOC + RBTX4927_INTB_PCID)
  #define RBTX4927_IRQ_IOC_PCIC	(RBTX4927_IRQ_IOC + RBTX4927_INTB_PCIC)
  #define RBTX4927_IRQ_IOC_PCIB	(RBTX4927_IRQ_IOC + RBTX4927_INTB_PCIB)
  #define RBTX4927_IRQ_IOC_PCIA	(RBTX4927_IRQ_IOC + RBTX4927_INTB_PCIA)
  
  #define RBTX4927_IRQ_IOCINT	(TXX9_IRQ_BASE + TX4927_IR_INT(1))
  
  #ifdef CONFIG_PCI
  #define RBTX4927_ISA_IO_OFFSET RBTX4927_PCIIO
  #else
  #define RBTX4927_ISA_IO_OFFSET 0
  #endif
  
  #define RBTX4927_RTL_8019_BASE (RBTX4927_ETHER_ADDR - mips_io_port_base)
  #define RBTX4927_RTL_8019_IRQ  (TXX9_IRQ_BASE + TX4927_IR_INT(3))
  
  void rbtx4927_prom_init(void);
  void rbtx4927_irq_setup(void);
  struct pci_dev;
  int rbtx4927_pci_map_irq(const struct pci_dev *dev, u8 slot, u8 pin);
  
  #endif /* __ASM_TXX9_RBTX4927_H */