Blame view

kernel/linux-rt-4.4.41/arch/m32r/platforms/m32700ut/dot.gdbinit_200MHz_16MB 5.63 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
  # .gdbinit file
  # $Id: dot.gdbinit_200MHz_16MB,v 1.2 2004/10/20 03:02:27 fujiwara Exp $
  #-----
  # NOTE: this file is generated by a script, "gen_gdbinit.pl".
  # (Please type "gen_gdbinit.pl --help" and check the help message).
  # $ Id: gen_gdbinit.pl,v 1.12 2004/07/26 09:56:10 takata Exp $
  #-----
  # target platform: m32700ut
  
  # setting
  set width 0d70
  set radix 0d16
  
  debug_chaos
  
  # clk xin:cpu:bif:bus=25:200:50:50
  define clock_init
    set *(unsigned long *)0x00ef4008 = 0x00000000
    set *(unsigned long *)0x00ef4004 = 0
    shell sleep 0.1
    # NOTE: Please change the master clock source from PLL-clock to Xin-clock
    # and switch off PLL, before resetting the clock gear ratio.
  
    set *(unsigned long *)0x00ef4024 = 2
    set *(unsigned long *)0x00ef4020 = 2
    set *(unsigned long *)0x00ef4010 = 0
    set *(unsigned long *)0x00ef4014 = 0
    set *(unsigned long *)0x00ef4004 = 3
    shell sleep 0.1
    set *(unsigned long *)0x00ef4008 = 0x00000200
  end
  
  # Initialize SDRAM controller
  define sdram_init
    # SDIR0
    set *(unsigned long *)0x00ef6008 = 0x00000182
    # SDIR1
    set *(unsigned long *)0x00ef600c = 0x00000001
    # Initialize wait
    shell sleep 0.1
    # Ch0-MOD
    set *(unsigned long *)0x00ef602c = 0x00000020
    # Ch0-TR
    set *(unsigned long *)0x00ef6028 = 0x00041302
    # Ch0-ADR (size:16MB)
    set *(unsigned long *)0x00ef6020 = 0x08000002
    # AutoRef On
    set *(unsigned long *)0x00ef6004 = 0x00010517
    # Access enable
    set *(unsigned long *)0x00ef6024 = 0x00000001
  end
  document sdram_init
    SDRAM controller initialization
    0x08000000 - 0x08ffffff (16MB)
  end
  
  # Initialize BSEL3 for UT-CFC
  define cfc_init
    set $sfrbase = 0xa0ef0000
  # too fast
  #  set *(unsigned long *)($sfrbase + 0x5300) = 0x0b0b8000
  #  set *(unsigned long *)($sfrbase + 0x5304) = 0x00102204
  #  set *(unsigned long *)($sfrbase + 0x5300) = 0x1f1f8000
  #  set *(unsigned long *)($sfrbase + 0x5300) = 0x1f1f1fdf
  #  set *(unsigned long *)($sfrbase + 0x5304) = 0x0013220f
  #  set *(unsigned long *)($sfrbase + 0x5304) = 0x0013330f
  end
  document cfc_init
    CF controller initialization
  end
  
  # MMU enable
  define mmu_enable
    set $evb=0x88000000
    set *(unsigned long *)0xffff0024=1
  end
  
  # MMU disable
  define mmu_disable
    set $evb=0
    set *(unsigned long *)0xffff0024=0
  end
  
  # Show TLB entries
  define show_tlb_entries
    set $i = 0
    set $addr = $arg0
    set $nr_entries = $arg1
    use_mon_code
    while ($i < $nr_entries)
      set $tlb_tag = *(unsigned long*)$addr
      set $tlb_data = *(unsigned long*)($addr + 4)
      printf " [%2d] 0x%08lx : 0x%08lx - 0x%08lx
  ", $i, $addr, $tlb_tag, $tlb_data
      set $i = $i + 1
      set $addr = $addr + 8
    end
    use_debug_dma
  end
  define itlb
    set $itlb=0xfe000000
    show_tlb_entries $itlb 0d32
  end
  define dtlb
    set $dtlb=0xfe000800
    show_tlb_entries $dtlb 0d32
  end
  
  # Initialize TLB entries
  define init_tlb_entries
    set $i = 0
    set $addr = $arg0
    set $nr_entries = $arg1
    use_mon_code
    while ($i < $nr_entries)
      set *(unsigned long *)($addr + 0x4) = 0
      set $i = $i + 1
      set $addr = $addr + 8
    end
    use_debug_dma
  end
  define tlb_init
    set $itlb=0xfe000000
    init_tlb_entries $itlb 0d32
    set $dtlb=0xfe000800
    init_tlb_entries $dtlb 0d32
  end
  
  # Show current task structure
  define show_current
    set $current = $spi & 0xffffe000
    printf "$current=0x%08lX
  ",$current
    print *(struct task_struct *)$current
  end
  
  # Show user assigned task structure
  define show_task
    set  = $arg0 & 0xffffe000
    printf "$task=0x%08lX
  ",$task
    print *(struct task_struct *)$task
  end
  document show_task
    Show user assigned task structure
    arg0 : task structure address
  end
  
  # Show M32R registers
  define show_regs
    printf " R0[0x%08lX]   R1[0x%08lX]   R2[0x%08lX]   R3[0x%08lX]
  ",$r0,$r1,$r2,$r3
    printf " R4[0x%08lX]   R5[0x%08lX]   R6[0x%08lX]   R7[0x%08lX]
  ",$r4,$r5,$r6,$r7
    printf " R8[0x%08lX]   R9[0x%08lX]  R10[0x%08lX]  R11[0x%08lX]
  ",$r8,$r9,$r10,$r11
    printf "R12[0x%08lX]   FP[0x%08lX]   LR[0x%08lX]   SP[0x%08lX]
  ",$r12,$fp,$lr,$sp
    printf "PSW[0x%08lX]  CBR[0x%08lX]  SPI[0x%08lX]  SPU[0x%08lX]
  ",$psw,$cbr,$spi,$spu
    printf "BPC[0x%08lX]   PC[0x%08lX] ACCL[0x%08lX] ACCH[0x%08lX]
  ",$bpc,$pc,$accl,$acch
    printf "EVB[0x%08lX]
  ",$evb
  end
  
  # Setup all
  define setup
    use_mon_code
    set *(unsigned int)0xfffffffc=0x60
    shell sleep 0.1
    clock_init
    shell sleep 0.1
    # SDRAM: 16MB
    set *(unsigned long *)0x00ef6020 = 0x08000002
    cfc_init
    # USB
    set *(unsigned short *)0xb0301000 = 0x100
  
    set $evb=0x08000000
  end
  
  # Load modules
  define load_modules
    use_debug_dma
    load
  end
  
  # Set kernel parameters
  define set_kernel_parameters
    set $param = (void*)0x08001000
    # INITRD_START
  #  set *(unsigned long *)($param + 0x0010) = 0x08300000
    # INITRD_SIZE
  #  set *(unsigned long *)($param + 0x0014) = 0x00000000
    # M32R_CPUCLK
    set *(unsigned long *)($param + 0x0018) = 0d200000000
    # M32R_BUSCLK
    set *(unsigned long *)($param + 0x001c) = 0d50000000
  
    # M32R_TIMER_DIVIDE
    set *(unsigned long *)($param + 0x0020) = 0d128
  
    set {char[0x200]}($param + 0x100) = "console=ttyS0,115200n8x console=tty1 root=/dev/nfsroot nfsroot=192.168.0.1:/project/m32r-linux/export/rootfs,rsize=1024,wsize=1024 nfsaddrs=192.168.0.101:192.168.0.1:192.168.0.1:255.255.255.0:mappi001 mem=16M \0"
  end
  
  # Boot
  define boot
    set_kernel_parameters
    set $fp = 0
    set $pc = 0x08002000
  # set *(unsigned char *)0xffffffff = 0x03
    si
    c
  end
  
  # Set breakpoints
  define set_breakpoints
    b *0x08000030
  end
  
  # Restart
  define restart
    sdireset
    sdireset
    set $pc = 0
    b *0x04001000
    b *0x08001000
    b *0x08002000
    si
    c
    tlb_init
    del
    setup
    load_modules
    boot
  end
  
  define si
    stepi
    x/i $pc
    show_reg
  end
  
  sdireset
  sdireset
  file vmlinux
  target m32rsdi
  set $pc = 0
  b *0x04001000
  b *0x08001000
  b *0x08002000
  c
  tlb_init
  del
  setup
  load_modules
  boot