Blame view

kernel/linux-rt-4.4.41/arch/arm/plat-orion/mpp.c 1.92 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
  /*
   * arch/arm/plat-orion/mpp.c
   *
   * MPP functions for Marvell orion SoCs
   *
   * This file is licensed under the terms of the GNU General Public
   * License version 2.  This program is licensed "as is" without any
   * warranty of any kind, whether express or implied.
   */
  
  #include <linux/kernel.h>
  #include <linux/init.h>
  #include <linux/mbus.h>
  #include <linux/io.h>
  #include <linux/gpio.h>
  #include <mach/hardware.h>
  #include <plat/orion-gpio.h>
  #include <plat/mpp.h>
  
  /* Address of the ith MPP control register */
  static __init void __iomem *mpp_ctrl_addr(unsigned int i,
  					  void __iomem *dev_bus)
  {
  	return dev_bus + (i) * 4;
  }
  
  
  void __init orion_mpp_conf(unsigned int *mpp_list, unsigned int variant_mask,
  			   unsigned int mpp_max, void __iomem *dev_bus)
  {
  	unsigned int mpp_nr_regs = (1 + mpp_max/8);
  	u32 mpp_ctrl[mpp_nr_regs];
  	int i;
  
  	printk(KERN_DEBUG "initial MPP regs:");
  	for (i = 0; i < mpp_nr_regs; i++) {
  		mpp_ctrl[i] = readl(mpp_ctrl_addr(i, dev_bus));
  		printk(" %08x", mpp_ctrl[i]);
  	}
  	printk("
  ");
  
  	for ( ; *mpp_list; mpp_list++) {
  		unsigned int num = MPP_NUM(*mpp_list);
  		unsigned int sel = MPP_SEL(*mpp_list);
  		int shift, gpio_mode;
  
  		if (num > mpp_max) {
  			printk(KERN_ERR "orion_mpp_conf: invalid MPP "
  					"number (%u)
  ", num);
  			continue;
  		}
  		if (variant_mask && !(*mpp_list & variant_mask)) {
  			printk(KERN_WARNING
  			       "orion_mpp_conf: requested MPP%u config "
  			       "unavailable on this hardware
  ", num);
  			continue;
  		}
  
  		shift = (num & 7) << 2;
  		mpp_ctrl[num / 8] &= ~(0xf << shift);
  		mpp_ctrl[num / 8] |= sel << shift;
  
  		gpio_mode = 0;
  		if (*mpp_list & MPP_INPUT_MASK)
  			gpio_mode |= GPIO_INPUT_OK;
  		if (*mpp_list & MPP_OUTPUT_MASK)
  			gpio_mode |= GPIO_OUTPUT_OK;
  
  		orion_gpio_set_valid(num, gpio_mode);
  	}
  
  	printk(KERN_DEBUG "  final MPP regs:");
  	for (i = 0; i < mpp_nr_regs; i++) {
  		writel(mpp_ctrl[i], mpp_ctrl_addr(i, dev_bus));
  		printk(" %08x", mpp_ctrl[i]);
  	}
  	printk("
  ");
  }