Blame view

kernel/linux-rt-4.4.41/arch/arm/mach-shmobile/smp-r8a7779.c 3.11 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
  /*
   * SMP support for R-Mobile / SH-Mobile - r8a7779 portion
   *
   * Copyright (C) 2011  Renesas Solutions Corp.
   * Copyright (C) 2011  Magnus Damm
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License as published by
   * the Free Software Foundation; version 2 of the License.
   *
   * This program is distributed in the hope that it will be useful,
   * but WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   * GNU General Public License for more details.
   */
  #include <linux/kernel.h>
  #include <linux/init.h>
  #include <linux/smp.h>
  #include <linux/spinlock.h>
  #include <linux/io.h>
  #include <linux/delay.h>
  
  #include <asm/cacheflush.h>
  #include <asm/smp_plat.h>
  #include <asm/smp_scu.h>
  
  #include "common.h"
  #include "pm-rcar.h"
  #include "r8a7779.h"
  
  #define AVECR IOMEM(0xfe700040)
  #define R8A7779_SCU_BASE 0xf0000000
  
  static const struct rcar_sysc_ch r8a7779_ch_cpu1 = {
  	.chan_offs = 0x40, /* PWRSR0 .. PWRER0 */
  	.chan_bit = 1, /* ARM1 */
  	.isr_bit = 1, /* ARM1 */
  };
  
  static const struct rcar_sysc_ch r8a7779_ch_cpu2 = {
  	.chan_offs = 0x40, /* PWRSR0 .. PWRER0 */
  	.chan_bit = 2, /* ARM2 */
  	.isr_bit = 2, /* ARM2 */
  };
  
  static const struct rcar_sysc_ch r8a7779_ch_cpu3 = {
  	.chan_offs = 0x40, /* PWRSR0 .. PWRER0 */
  	.chan_bit = 3, /* ARM3 */
  	.isr_bit = 3, /* ARM3 */
  };
  
  static const struct rcar_sysc_ch * const r8a7779_ch_cpu[4] = {
  	[1] = &r8a7779_ch_cpu1,
  	[2] = &r8a7779_ch_cpu2,
  	[3] = &r8a7779_ch_cpu3,
  };
  
  static int r8a7779_platform_cpu_kill(unsigned int cpu)
  {
  	const struct rcar_sysc_ch *ch = NULL;
  	int ret = -EIO;
  
  	cpu = cpu_logical_map(cpu);
  
  	if (cpu < ARRAY_SIZE(r8a7779_ch_cpu))
  		ch = r8a7779_ch_cpu[cpu];
  
  	if (ch)
  		ret = rcar_sysc_power_down(ch);
  
  	return ret ? ret : 1;
  }
  
  static int r8a7779_boot_secondary(unsigned int cpu, struct task_struct *idle)
  {
  	const struct rcar_sysc_ch *ch = NULL;
  	unsigned int lcpu = cpu_logical_map(cpu);
  	int ret;
  
  	if (lcpu < ARRAY_SIZE(r8a7779_ch_cpu))
  		ch = r8a7779_ch_cpu[lcpu];
  
  	if (ch)
  		ret = rcar_sysc_power_up(ch);
  	else
  		ret = -EIO;
  
  	return ret;
  }
  
  static void __init r8a7779_smp_prepare_cpus(unsigned int max_cpus)
  {
  	/* Map the reset vector (in headsmp-scu.S, headsmp.S) */
  	__raw_writel(__pa(shmobile_boot_vector), AVECR);
  	shmobile_boot_fn = virt_to_phys(shmobile_boot_scu);
  	shmobile_boot_arg = (unsigned long)shmobile_scu_base;
  
  	/* setup r8a7779 specific SCU bits */
  	shmobile_scu_base = IOMEM(R8A7779_SCU_BASE);
  	shmobile_smp_scu_prepare_cpus(max_cpus);
  
  	r8a7779_pm_init();
  
  	/* power off secondary CPUs */
  	r8a7779_platform_cpu_kill(1);
  	r8a7779_platform_cpu_kill(2);
  	r8a7779_platform_cpu_kill(3);
  }
  
  #ifdef CONFIG_HOTPLUG_CPU
  static int r8a7779_cpu_kill(unsigned int cpu)
  {
  	if (shmobile_smp_scu_cpu_kill(cpu))
  		return r8a7779_platform_cpu_kill(cpu);
  
  	return 0;
  }
  #endif /* CONFIG_HOTPLUG_CPU */
  
  struct smp_operations r8a7779_smp_ops  __initdata = {
  	.smp_prepare_cpus	= r8a7779_smp_prepare_cpus,
  	.smp_boot_secondary	= r8a7779_boot_secondary,
  #ifdef CONFIG_HOTPLUG_CPU
  	.cpu_die		= shmobile_smp_scu_cpu_die,
  	.cpu_kill		= r8a7779_cpu_kill,
  #endif
  };