Blame view

kernel/linux-rt-4.4.41/arch/arm/boot/dts/zynq-parallella.dts 1.86 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
  /*
   * Copyright (c) 2014 SUSE LINUX Products GmbH
   *
   * Derived from zynq-zed.dts:
   *
   *  Copyright (C) 2011 Xilinx
   *  Copyright (C) 2012 National Instruments Corp.
   *  Copyright (C) 2013 Xilinx
   *
   * This software is licensed under the terms of the GNU General Public
   * License version 2, as published by the Free Software Foundation, and
   * may be copied, distributed, and modified under those terms.
   *
   * This program is distributed in the hope that it will be useful,
   * but WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   * GNU General Public License for more details.
   */
  /dts-v1/;
  /include/ "zynq-7000.dtsi"
  
  / {
  	model = "Adapteva Parallella Board";
  	compatible = "adapteva,parallella", "xlnx,zynq-7000";
  
  	aliases {
  		ethernet0 = &gem0;
  		serial0 = &uart1;
  	};
  
  	memory {
  		device_type = "memory";
  		reg = <0x0 0x40000000>;
  	};
  
  	chosen {
  		bootargs = "earlyprintk root=/dev/mmcblk0p2 rootfstype=ext4 rw rootwait";
  		stdout-path = "serial0:115200n8";
  	};
  };
  
  &clkc {
  	fclk-enable = <0xf>;
  	ps-clk-frequency = <33333333>;
  };
  
  &gem0 {
  	status = "okay";
  	phy-mode = "rgmii-id";
  	phy-handle = <&ethernet_phy>;
  
  	ethernet_phy: ethernet-phy@0 {
  		/* Marvell 88E1318 */
  		compatible = "ethernet-phy-id0141.0e90",
  		             "ethernet-phy-ieee802.3-c22";
  		reg = <0>;
  		marvell,reg-init = <0x3 0x10 0xff00 0x1e>,
  		                   <0x3 0x11 0xfff0 0xa>;
  	};
  };
  
  &i2c0 {
  	status = "okay";
  
  	isl9305: isl9305@68 {
  		compatible = "isil,isl9305";
  		reg = <0x68>;
  
  		regulators {
  			dcd1 {
  				regulator-name = "VDD_DSP";
  				regulator-always-on;
  			};
  			dcd2 {
  				regulator-name = "1P35V";
  				regulator-always-on;
  			};
  			ldo1 {
  				regulator-name = "VDD_ADJ";
  			};
  			ldo2 {
  				regulator-name = "VDD_GPIO";
  				regulator-always-on;
  			};
  		};
  	};
  };
  
  &sdhci1 {
  	status = "okay";
  };
  
  &uart1 {
  	status = "okay";
  };