Blame view

kernel/linux-rt-4.4.41/arch/arm/boot/dts/versatile-pb.dts 2.7 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
  #include <versatile-ab.dts>
  
  / {
  	model = "ARM Versatile PB";
  	compatible = "arm,versatile-pb";
  
  	amba {
  		/* The Versatile PB is using more SIC IRQ lines than the AB */
  		sic: intc@10003000 {
  			clear-mask = <0xffffffff>;
  			/*
  			 * Valid interrupt lines mask according to
  			 * figure 3-30 page 3-74 of ARM DUI 0224B
  			 */
  			valid-mask = <0x7fe003ff>;
  		};
  
  		gpio2: gpio@101e6000 {
  			compatible = "arm,pl061", "arm,primecell";
  			reg = <0x101e6000 0x1000>;
  			interrupts = <8>;
  			gpio-controller;
  			#gpio-cells = <2>;
  			interrupt-controller;
  			#interrupt-cells = <2>;
  			clocks = <&pclk>;
  			clock-names = "apb_pclk";
  		};
  
  		gpio3: gpio@101e7000 {
  			compatible = "arm,pl061", "arm,primecell";
  			reg = <0x101e7000 0x1000>;
  			interrupts = <9>;
  			gpio-controller;
  			#gpio-cells = <2>;
  			interrupt-controller;
  			#interrupt-cells = <2>;
  			clocks = <&pclk>;
  			clock-names = "apb_pclk";
  		};
  
  		pci-controller@10001000 {
  			compatible = "arm,versatile-pci";
  			device_type = "pci";
  			reg = <0x10001000 0x1000
  			       0x41000000 0x10000
  			       0x42000000 0x100000>;
  			bus-range = <0 0xff>;
  			#address-cells = <3>;
  			#size-cells = <2>;
  			#interrupt-cells = <1>;
  
  			ranges = <0x01000000 0 0x00000000 0x43000000 0 0x00010000   /* downstream I/O */
  				  0x02000000 0 0x50000000 0x50000000 0 0x10000000   /* non-prefetchable memory */
  				  0x42000000 0 0x60000000 0x60000000 0 0x10000000>; /* prefetchable memory */
  
  			interrupt-map-mask = <0x1800 0 0 7>;
  			interrupt-map = <0x1800 0 0 1 &sic 28
  					 0x1800 0 0 2 &sic 29
  					 0x1800 0 0 3 &sic 30
  					 0x1800 0 0 4 &sic 27
  
  					 0x1000 0 0 1 &sic 27
  					 0x1000 0 0 2 &sic 28
  					 0x1000 0 0 3 &sic 29
  					 0x1000 0 0 4 &sic 30
  
  					 0x0800 0 0 1 &sic 30
  					 0x0800 0 0 2 &sic 27
  					 0x0800 0 0 3 &sic 28
  					 0x0800 0 0 4 &sic 29
  
  					 0x0000 0 0 1 &sic 29
  					 0x0000 0 0 2 &sic 30
  					 0x0000 0 0 3 &sic 27
  					 0x0000 0 0 4 &sic 28>;
  		};
  
  		fpga {
  			mmc@5000 {
  				/*
  				 * Overrides the interrupt assignment from
  				 * the Versatile AB board file.
  				 */
  				interrupts-extended = <&sic 22 &sic 23>;
  			};
  			uart@9000 {
  				compatible = "arm,pl011", "arm,primecell";
  				reg = <0x9000 0x1000>;
  				interrupt-parent = <&sic>;
  				interrupts = <6>;
  				clocks = <&xtal24mhz>, <&pclk>;
  				clock-names = "uartclk", "apb_pclk";
  			};
  			sci@a000 {
  				compatible = "arm,primecell";
  				reg = <0xa000 0x1000>;
  				interrupt-parent = <&sic>;
  				interrupts = <5>;
  				clocks = <&xtal24mhz>;
  				clock-names = "apb_pclk";
  			};
  			mmc@b000 {
  				compatible = "arm,pl180", "arm,primecell";
  				reg = <0xb000 0x1000>;
  				interrupt-parent = <&sic>;
  				interrupts = <1>, <2>;
  				clocks = <&xtal24mhz>, <&pclk>;
  				clock-names = "mclk", "apb_pclk";
  			};
  		};
  	};
  };