Blame view

kernel/linux-rt-4.4.41/arch/powerpc/include/asm/disassemble.h 2.65 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
  /*
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License, version 2, as
   * published by the Free Software Foundation.
   *
   * This program is distributed in the hope that it will be useful,
   * but WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   * GNU General Public License for more details.
   *
   * You should have received a copy of the GNU General Public License
   * along with this program; if not, write to the Free Software
   * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
   *
   * Copyright IBM Corp. 2008
   *
   * Authors: Hollis Blanchard <hollisb@us.ibm.com>
   */
  
  #ifndef __ASM_PPC_DISASSEMBLE_H__
  #define __ASM_PPC_DISASSEMBLE_H__
  
  #include <linux/types.h>
  
  static inline unsigned int get_op(u32 inst)
  {
  	return inst >> 26;
  }
  
  static inline unsigned int get_xop(u32 inst)
  {
  	return (inst >> 1) & 0x3ff;
  }
  
  static inline unsigned int get_sprn(u32 inst)
  {
  	return ((inst >> 16) & 0x1f) | ((inst >> 6) & 0x3e0);
  }
  
  static inline unsigned int get_dcrn(u32 inst)
  {
  	return ((inst >> 16) & 0x1f) | ((inst >> 6) & 0x3e0);
  }
  
  static inline unsigned int get_tmrn(u32 inst)
  {
  	return ((inst >> 16) & 0x1f) | ((inst >> 6) & 0x3e0);
  }
  
  static inline unsigned int get_rt(u32 inst)
  {
  	return (inst >> 21) & 0x1f;
  }
  
  static inline unsigned int get_rs(u32 inst)
  {
  	return (inst >> 21) & 0x1f;
  }
  
  static inline unsigned int get_ra(u32 inst)
  {
  	return (inst >> 16) & 0x1f;
  }
  
  static inline unsigned int get_rb(u32 inst)
  {
  	return (inst >> 11) & 0x1f;
  }
  
  static inline unsigned int get_rc(u32 inst)
  {
  	return inst & 0x1;
  }
  
  static inline unsigned int get_ws(u32 inst)
  {
  	return (inst >> 11) & 0x1f;
  }
  
  static inline unsigned int get_d(u32 inst)
  {
  	return inst & 0xffff;
  }
  
  static inline unsigned int get_oc(u32 inst)
  {
  	return (inst >> 11) & 0x7fff;
  }
  
  #define IS_XFORM(inst)	(get_op(inst)  == 31)
  #define IS_DSFORM(inst)	(get_op(inst) >= 56)
  
  /*
   * Create a DSISR value from the instruction
   */
  static inline unsigned make_dsisr(unsigned instr)
  {
  	unsigned dsisr;
  
  
  	/* bits  6:15 --> 22:31 */
  	dsisr = (instr & 0x03ff0000) >> 16;
  
  	if (IS_XFORM(instr)) {
  		/* bits 29:30 --> 15:16 */
  		dsisr |= (instr & 0x00000006) << 14;
  		/* bit     25 -->    17 */
  		dsisr |= (instr & 0x00000040) << 8;
  		/* bits 21:24 --> 18:21 */
  		dsisr |= (instr & 0x00000780) << 3;
  	} else {
  		/* bit      5 -->    17 */
  		dsisr |= (instr & 0x04000000) >> 12;
  		/* bits  1: 4 --> 18:21 */
  		dsisr |= (instr & 0x78000000) >> 17;
  		/* bits 30:31 --> 12:13 */
  		if (IS_DSFORM(instr))
  			dsisr |= (instr & 0x00000003) << 18;
  	}
  
  	return dsisr;
  }
  #endif /* __ASM_PPC_DISASSEMBLE_H__ */