Blame view

kernel/linux-rt-4.4.41/arch/mn10300/mm/cache-inv-by-reg.S 8.28 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
  /* MN10300 CPU cache invalidation routines, using automatic purge registers
   *
   * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
   * Written by David Howells (dhowells@redhat.com)
   *
   * This program is free software; you can redistribute it and/or
   * modify it under the terms of the GNU General Public Licence
   * as published by the Free Software Foundation; either version
   * 2 of the Licence, or (at your option) any later version.
   */
  #include <linux/sys.h>
  #include <linux/linkage.h>
  #include <asm/smp.h>
  #include <asm/page.h>
  #include <asm/cache.h>
  #include <asm/irqflags.h>
  #include <asm/cacheflush.h>
  #include "cache.inc"
  
  #define mn10300_local_dcache_inv_range_intr_interval \
  	+((1 << MN10300_DCACHE_INV_RANGE_INTR_LOG2_INTERVAL) - 1)
  
  #if mn10300_local_dcache_inv_range_intr_interval > 0xff
  #error MN10300_DCACHE_INV_RANGE_INTR_LOG2_INTERVAL must be 8 or less
  #endif
  
  	.am33_2
  
  #ifndef CONFIG_SMP
  	.globl	mn10300_icache_inv
  	.globl	mn10300_icache_inv_page
  	.globl	mn10300_icache_inv_range
  	.globl	mn10300_icache_inv_range2
  	.globl	mn10300_dcache_inv
  	.globl	mn10300_dcache_inv_page
  	.globl	mn10300_dcache_inv_range
  	.globl	mn10300_dcache_inv_range2
  
  mn10300_icache_inv		= mn10300_local_icache_inv
  mn10300_icache_inv_page		= mn10300_local_icache_inv_page
  mn10300_icache_inv_range	= mn10300_local_icache_inv_range
  mn10300_icache_inv_range2	= mn10300_local_icache_inv_range2
  mn10300_dcache_inv		= mn10300_local_dcache_inv
  mn10300_dcache_inv_page		= mn10300_local_dcache_inv_page
  mn10300_dcache_inv_range	= mn10300_local_dcache_inv_range
  mn10300_dcache_inv_range2	= mn10300_local_dcache_inv_range2
  
  #endif /* !CONFIG_SMP */
  
  ###############################################################################
  #
  # void mn10300_local_icache_inv(void)
  # Invalidate the entire icache
  #
  ###############################################################################
  	ALIGN
  	.globl	mn10300_local_icache_inv
          .type	mn10300_local_icache_inv,@function
  mn10300_local_icache_inv:
  	mov	CHCTR,a0
  
  	movhu	(a0),d0
  	btst	CHCTR_ICEN,d0
  	beq	mn10300_local_icache_inv_end
  
  	invalidate_icache 1
  
  mn10300_local_icache_inv_end:
  	ret	[],0
  	.size	mn10300_local_icache_inv,.-mn10300_local_icache_inv
  
  ###############################################################################
  #
  # void mn10300_local_dcache_inv(void)
  # Invalidate the entire dcache
  #
  ###############################################################################
  	ALIGN
  	.globl	mn10300_local_dcache_inv
  	.type	mn10300_local_dcache_inv,@function
  mn10300_local_dcache_inv:
  	mov	CHCTR,a0
  
  	movhu	(a0),d0
  	btst	CHCTR_DCEN,d0
  	beq	mn10300_local_dcache_inv_end
  
  	invalidate_dcache 1
  	
  mn10300_local_dcache_inv_end:
  	ret	[],0
  	.size	mn10300_local_dcache_inv,.-mn10300_local_dcache_inv
  
  ###############################################################################
  #
  # void mn10300_local_dcache_inv_range(unsigned long start, unsigned long end)
  # void mn10300_local_dcache_inv_range2(unsigned long start, unsigned long size)
  # void mn10300_local_dcache_inv_page(unsigned long start)
  # Invalidate a range of addresses on a page in the dcache
  #
  ###############################################################################
  	ALIGN
  	.globl	mn10300_local_dcache_inv_page
  	.globl	mn10300_local_dcache_inv_range
  	.globl	mn10300_local_dcache_inv_range2
  	.type	mn10300_local_dcache_inv_page,@function
  	.type	mn10300_local_dcache_inv_range,@function
  	.type	mn10300_local_dcache_inv_range2,@function
  mn10300_local_dcache_inv_page:
  	and	~(PAGE_SIZE-1),d0
  	mov	PAGE_SIZE,d1
  mn10300_local_dcache_inv_range2:
  	add	d0,d1
  mn10300_local_dcache_inv_range:
  	# If we are in writeback mode we check the start and end alignments,
  	# and if they're not cacheline-aligned, we must flush any bits outside
  	# the range that share cachelines with stuff inside the range
  #ifdef CONFIG_MN10300_CACHE_WBACK
  	btst	~L1_CACHE_TAG_MASK,d0
  	bne	1f
  	btst	~L1_CACHE_TAG_MASK,d1
  	beq	2f
  1:
  	bra	mn10300_local_dcache_flush_inv_range
  2:
  #endif /* CONFIG_MN10300_CACHE_WBACK */
  
  	movm	[d2,d3,a2],(sp)
  
  	mov	CHCTR,a0
  	movhu	(a0),d2
  	btst	CHCTR_DCEN,d2
  	beq	mn10300_local_dcache_inv_range_end
  
  	# round the addresses out to be full cachelines, unless we're in
  	# writeback mode, in which case we would be in flush and invalidate by
  	# now
  #ifndef CONFIG_MN10300_CACHE_WBACK
  	and	L1_CACHE_TAG_MASK,d0	# round start addr down
  
  	mov	L1_CACHE_BYTES-1,d2
  	add	d2,d1
  	and	L1_CACHE_TAG_MASK,d1	# round end addr up
  #endif /* !CONFIG_MN10300_CACHE_WBACK */
  
  	sub	d0,d1,d2		# calculate the total size
  	mov	d0,a2			# A2 = start address
  	mov	d1,a1			# A1 = end address
  
  	LOCAL_CLI_SAVE(d3)
  
  	mov	DCPGCR,a0		# make sure the purger isn't busy
  	setlb
  	mov	(a0),d0
  	btst	DCPGCR_DCPGBSY,d0
  	lne
  
  	# skip initial address alignment calculation if address is zero
  	mov	d2,d1
  	cmp	0,a2
  	beq	1f
  
  dcivloop:
  	/* calculate alignsize
  	 *
  	 * alignsize = L1_CACHE_BYTES;
  	 * while (! start & alignsize) {
  	 *	alignsize <<=1;
  	 * }
  	 * d1 = alignsize;
  	 */
  	mov	L1_CACHE_BYTES,d1
  	lsr	1,d1
  	setlb
  	add	d1,d1
  	mov	d1,d0
  	and	a2,d0
  	leq
  
  1:
  	/* calculate invsize
  	 *
  	 * if (totalsize > alignsize) {
  	 *	invsize = alignsize;
  	 * } else {
  	 *	invsize = totalsize;
  	 *	tmp = 0x80000000;
  	 *	while (! invsize & tmp) {
  	 *		tmp >>= 1;
  	 *	}
  	 *	invsize = tmp;
  	 * }
  	 * d1 = invsize
  	 */
  	cmp	d2,d1
  	bns	2f
  	mov	d2,d1
  
  	mov	0x80000000,d0		# start from 31bit=1
  	setlb
  	lsr	1,d0
  	mov	d0,e0
  	and	d1,e0
  	leq
  	mov	d0,d1
  
  2:
  	/* set mask
  	 *
  	 * mask = ~(invsize-1);
  	 * DCPGMR = mask;
  	 */
  	mov	d1,d0
  	add	-1,d0
  	not	d0
  	mov	d0,(DCPGMR)
  
  	# invalidate area
  	mov	a2,d0
  	or	DCPGCR_DCI,d0
  	mov	d0,(a0)			# DCPGCR = (mask & start) | DCPGCR_DCI
  
  	setlb				# wait for the purge to complete
  	mov	(a0),d0
  	btst	DCPGCR_DCPGBSY,d0
  	lne
  
  	sub	d1,d2			# decrease size remaining
  	add	d1,a2			# increase next start address
  
  	/* check invalidating of end address
  	 *
  	 * a2 = a2 + invsize
  	 * if (a2 < end) {
  	 *     goto dcivloop;
  	 * } */
  	cmp	a1,a2
  	bns	dcivloop
  
  	LOCAL_IRQ_RESTORE(d3)
  
  mn10300_local_dcache_inv_range_end:
  	ret	[d2,d3,a2],12
  	.size	mn10300_local_dcache_inv_page,.-mn10300_local_dcache_inv_page
  	.size	mn10300_local_dcache_inv_range,.-mn10300_local_dcache_inv_range
  	.size	mn10300_local_dcache_inv_range2,.-mn10300_local_dcache_inv_range2
  
  ###############################################################################
  #
  # void mn10300_local_icache_inv_page(unsigned long start)
  # void mn10300_local_icache_inv_range2(unsigned long start, unsigned long size)
  # void mn10300_local_icache_inv_range(unsigned long start, unsigned long end)
  # Invalidate a range of addresses on a page in the icache
  #
  ###############################################################################
  	ALIGN
  	.globl	mn10300_local_icache_inv_page
  	.globl	mn10300_local_icache_inv_range
  	.globl	mn10300_local_icache_inv_range2
  	.type	mn10300_local_icache_inv_page,@function
  	.type	mn10300_local_icache_inv_range,@function
  	.type	mn10300_local_icache_inv_range2,@function
  mn10300_local_icache_inv_page:
  	and	~(PAGE_SIZE-1),d0
  	mov	PAGE_SIZE,d1
  mn10300_local_icache_inv_range2:
  	add	d0,d1
  mn10300_local_icache_inv_range:
  	movm	[d2,d3,a2],(sp)
  
  	mov	CHCTR,a0
  	movhu	(a0),d2
  	btst	CHCTR_ICEN,d2
  	beq	mn10300_local_icache_inv_range_reg_end
  
  	/* calculate alignsize
  	 *
  	 * alignsize = L1_CACHE_BYTES;
  	 * for (i = (end - start - 1) / L1_CACHE_BYTES ;  i > 0; i >>= 1) {
  	 *     alignsize <<= 1;
  	 * }
  	 * d2 = alignsize;
  	 */
  	mov	L1_CACHE_BYTES,d2
  	sub	d0,d1,d3
  	add	-1,d3
  	lsr	L1_CACHE_SHIFT,d3
  	beq	2f
  1:
  	add	d2,d2
  	lsr	1,d3
  	bne	1b
  2:
  
  	/* a1 = end */
  	mov	d1,a1
  
  	LOCAL_CLI_SAVE(d3)
  
  	mov	ICIVCR,a0
  	/* wait for busy bit of area invalidation */
  	setlb
  	mov	(a0),d1
  	btst	ICIVCR_ICIVBSY,d1
  	lne
  
  	/* set mask
  	 *
  	 * mask = ~(alignsize-1);
  	 * ICIVMR = mask;
  	 */
  	mov	d2,d1
  	add	-1,d1
  	not	d1
  	mov	d1,(ICIVMR)
  	/* a2 = mask & start */
  	and	d1,d0,a2
  
  icivloop:
  	/* area invalidate
  	 *
  	 * ICIVCR = (mask & start) | ICIVCR_ICI
  	 */
  	mov	a2,d0
  	or	ICIVCR_ICI,d0
  	mov	d0,(a0)
  
  	/* wait for busy bit of area invalidation */
  	setlb
  	mov	(a0),d1
  	btst	ICIVCR_ICIVBSY,d1
  	lne
  
  	/* check invalidating of end address
  	 *
  	 * a2 = a2 + alignsize
  	 * if (a2 < end) {
  	 *     goto icivloop;
  	 * } */
  	add	d2,a2
  	cmp	a1,a2
  	bns	icivloop
  
  	LOCAL_IRQ_RESTORE(d3)
  
  mn10300_local_icache_inv_range_reg_end:
  	ret	[d2,d3,a2],12
  	.size	mn10300_local_icache_inv_page,.-mn10300_local_icache_inv_page
  	.size	mn10300_local_icache_inv_range,.-mn10300_local_icache_inv_range
  	.size	mn10300_local_icache_inv_range2,.-mn10300_local_icache_inv_range2