Blame view

kernel/linux-rt-4.4.41/arch/arm64/kvm/reset.c 2.97 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
  /*
   * Copyright (C) 2012,2013 - ARM Ltd
   * Author: Marc Zyngier <marc.zyngier@arm.com>
   *
   * Derived from arch/arm/kvm/reset.c
   * Copyright (C) 2012 - Virtual Open Systems and Columbia University
   * Author: Christoffer Dall <c.dall@virtualopensystems.com>
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License, version 2, as
   * published by the Free Software Foundation.
   *
   * This program is distributed in the hope that it will be useful,
   * but WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   * GNU General Public License for more details.
   *
   * You should have received a copy of the GNU General Public License
   * along with this program.  If not, see <http://www.gnu.org/licenses/>.
   */
  
  #include <linux/errno.h>
  #include <linux/kvm_host.h>
  #include <linux/kvm.h>
  #include <linux/hw_breakpoint.h>
  
  #include <kvm/arm_arch_timer.h>
  
  #include <asm/cputype.h>
  #include <asm/ptrace.h>
  #include <asm/kvm_arm.h>
  #include <asm/kvm_coproc.h>
  
  /*
   * ARMv8 Reset Values
   */
  static const struct kvm_regs default_regs_reset = {
  	.regs.pstate = (PSR_MODE_EL1h | PSR_A_BIT | PSR_I_BIT |
  			PSR_F_BIT | PSR_D_BIT),
  };
  
  static const struct kvm_regs default_regs_reset32 = {
  	.regs.pstate = (COMPAT_PSR_MODE_SVC | COMPAT_PSR_A_BIT |
  			COMPAT_PSR_I_BIT | COMPAT_PSR_F_BIT),
  };
  
  static const struct kvm_irq_level default_vtimer_irq = {
  	.irq	= 27,
  	.level	= 1,
  };
  
  static bool cpu_has_32bit_el1(void)
  {
  	u64 pfr0;
  
  	pfr0 = read_system_reg(SYS_ID_AA64PFR0_EL1);
  	return !!(pfr0 & 0x20);
  }
  
  /**
   * kvm_arch_dev_ioctl_check_extension
   *
   * We currently assume that the number of HW registers is uniform
   * across all CPUs (see cpuinfo_sanity_check).
   */
  int kvm_arch_dev_ioctl_check_extension(long ext)
  {
  	int r;
  
  	switch (ext) {
  	case KVM_CAP_ARM_EL1_32BIT:
  		r = cpu_has_32bit_el1();
  		break;
  	case KVM_CAP_GUEST_DEBUG_HW_BPS:
  		r = get_num_brps();
  		break;
  	case KVM_CAP_GUEST_DEBUG_HW_WPS:
  		r = get_num_wrps();
  		break;
  	case KVM_CAP_SET_GUEST_DEBUG:
  		r = 1;
  		break;
  	default:
  		r = 0;
  	}
  
  	return r;
  }
  
  /**
   * kvm_reset_vcpu - sets core registers and sys_regs to reset value
   * @vcpu: The VCPU pointer
   *
   * This function finds the right table above and sets the registers on
   * the virtual CPU struct to their architectually defined reset
   * values.
   */
  int kvm_reset_vcpu(struct kvm_vcpu *vcpu)
  {
  	const struct kvm_irq_level *cpu_vtimer_irq;
  	const struct kvm_regs *cpu_reset;
  
  	switch (vcpu->arch.target) {
  	default:
  		if (test_bit(KVM_ARM_VCPU_EL1_32BIT, vcpu->arch.features)) {
  			if (!cpu_has_32bit_el1())
  				return -EINVAL;
  			cpu_reset = &default_regs_reset32;
  		} else {
  			cpu_reset = &default_regs_reset;
  		}
  
  		cpu_vtimer_irq = &default_vtimer_irq;
  		break;
  	}
  
  	/* Reset core registers */
  	memcpy(vcpu_gp_regs(vcpu), cpu_reset, sizeof(*cpu_reset));
  
  	/* Reset system registers */
  	kvm_reset_sys_regs(vcpu);
  
  	/* Reset timer */
  	return kvm_timer_vcpu_reset(vcpu, cpu_vtimer_irq);
  }