Blame view

kernel/linux-rt-4.4.41/arch/arm/include/asm/percpu.h 1.53 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
  /*
   * Copyright 2012 Calxeda, Inc.
   *
   * This program is free software; you can redistribute it and/or modify it
   * under the terms and conditions of the GNU General Public License,
   * version 2, as published by the Free Software Foundation.
   *
   * This program is distributed in the hope it will be useful, but WITHOUT
   * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   * more details.
   *
   * You should have received a copy of the GNU General Public License along with
   * this program.  If not, see <http://www.gnu.org/licenses/>.
   */
  #ifndef _ASM_ARM_PERCPU_H_
  #define _ASM_ARM_PERCPU_H_
  
  /*
   * Same as asm-generic/percpu.h, except that we store the per cpu offset
   * in the TPIDRPRW. TPIDRPRW only exists on V6K and V7
   */
  #if defined(CONFIG_SMP) && !defined(CONFIG_CPU_V6)
  static inline void set_my_cpu_offset(unsigned long off)
  {
  	/* Set TPIDRPRW */
  	asm volatile("mcr p15, 0, %0, c13, c0, 4" : : "r" (off) : "memory");
  }
  
  static inline unsigned long __my_cpu_offset(void)
  {
  	unsigned long off;
  
  	/*
  	 * Read TPIDRPRW.
  	 * We want to allow caching the value, so avoid using volatile and
  	 * instead use a fake stack read to hazard against barrier().
  	 */
  	asm("mrc p15, 0, %0, c13, c0, 4" : "=r" (off)
  		: "Q" (*(const unsigned long *)current_stack_pointer));
  
  	return off;
  }
  #define __my_cpu_offset __my_cpu_offset()
  #else
  #define set_my_cpu_offset(x)	do {} while(0)
  
  #endif /* CONFIG_SMP */
  
  #include <asm-generic/percpu.h>
  
  #endif /* _ASM_ARM_PERCPU_H_ */