Blame view

kernel/linux-rt-4.4.41/sound/soc/intel/skylake/skl-sst-ipc.h 2.97 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
  /*
   * Intel SKL IPC Support
   *
   * Copyright (C) 2014-15, Intel Corporation.
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License as version 2, as
   * published by the Free Software Foundation.
   *
   * This program is distributed in the hope that it will be useful, but
   * WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
   * General Public License for more details.
   */
  
  #ifndef __SKL_IPC_H
  #define __SKL_IPC_H
  
  #include <linux/kthread.h>
  #include <linux/irqreturn.h>
  #include "../common/sst-ipc.h"
  
  struct sst_dsp;
  struct skl_sst;
  struct sst_generic_ipc;
  
  enum skl_ipc_pipeline_state {
  	PPL_INVALID_STATE =	0,
  	PPL_UNINITIALIZED =	1,
  	PPL_RESET =		2,
  	PPL_PAUSED =		3,
  	PPL_RUNNING =		4,
  	PPL_ERROR_STOP =	5,
  	PPL_SAVED =		6,
  	PPL_RESTORED =		7
  };
  
  struct skl_ipc_dxstate_info {
  	u32 core_mask;
  	u32 dx_mask;
  };
  
  struct skl_ipc_header {
  	u32 primary;
  	u32 extension;
  };
  
  struct skl_sst {
  	struct device *dev;
  	struct sst_dsp *dsp;
  
  	/* boot */
  	wait_queue_head_t boot_wait;
  	bool boot_complete;
  
  	/* IPC messaging */
  	struct sst_generic_ipc ipc;
  };
  
  struct skl_ipc_init_instance_msg {
  	u32 module_id;
  	u32 instance_id;
  	u16 param_data_size;
  	u8 ppl_instance_id;
  	u8 core_id;
  };
  
  struct skl_ipc_bind_unbind_msg {
  	u32 module_id;
  	u32 instance_id;
  	u32 dst_module_id;
  	u32 dst_instance_id;
  	u8 src_queue;
  	u8 dst_queue;
  	bool bind;
  };
  
  struct skl_ipc_large_config_msg {
  	u32 module_id;
  	u32 instance_id;
  	u32 large_param_id;
  	u32 param_data_size;
  };
  
  #define SKL_IPC_BOOT_MSECS		3000
  
  #define SKL_IPC_D3_MASK	0
  #define SKL_IPC_D0_MASK	3
  
  irqreturn_t skl_dsp_irq_thread_handler(int irq, void *context);
  
  int skl_ipc_create_pipeline(struct sst_generic_ipc *sst_ipc,
  		u16 ppl_mem_size, u8 ppl_type, u8 instance_id);
  
  int skl_ipc_delete_pipeline(struct sst_generic_ipc *sst_ipc, u8 instance_id);
  
  int skl_ipc_set_pipeline_state(struct sst_generic_ipc *sst_ipc,
  		u8 instance_id,	enum skl_ipc_pipeline_state state);
  
  int skl_ipc_save_pipeline(struct sst_generic_ipc *ipc,
  		u8 instance_id, int dma_id);
  
  int skl_ipc_restore_pipeline(struct sst_generic_ipc *ipc, u8 instance_id);
  
  int skl_ipc_init_instance(struct sst_generic_ipc *sst_ipc,
  		struct skl_ipc_init_instance_msg *msg, void *param_data);
  
  int skl_ipc_bind_unbind(struct sst_generic_ipc *sst_ipc,
  		struct skl_ipc_bind_unbind_msg *msg);
  
  int skl_ipc_set_dx(struct sst_generic_ipc *ipc,
  		u8 instance_id, u16 module_id, struct skl_ipc_dxstate_info *dx);
  
  int skl_ipc_set_large_config(struct sst_generic_ipc *ipc,
  		struct skl_ipc_large_config_msg *msg, u32 *param);
  
  void skl_ipc_int_enable(struct sst_dsp *dsp);
  void skl_ipc_op_int_enable(struct sst_dsp *ctx);
  void skl_ipc_op_int_disable(struct sst_dsp *ctx);
  void skl_ipc_int_disable(struct sst_dsp *dsp);
  
  bool skl_ipc_int_status(struct sst_dsp *dsp);
  void skl_ipc_free(struct sst_generic_ipc *ipc);
  int skl_ipc_init(struct device *dev, struct skl_sst *skl);
  
  #endif /* __SKL_IPC_H */