Blame view

kernel/linux-rt-4.4.41/drivers/video/fbdev/via/via_clock.h 2.15 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
  /*
   * Copyright 1998-2008 VIA Technologies, Inc. All Rights Reserved.
   * Copyright 2001-2008 S3 Graphics, Inc. All Rights Reserved.
   * Copyright 2011 Florian Tobias Schandinat <FlorianSchandinat@gmx.de>
   *
   * This program is free software; you can redistribute it and/or
   * modify it under the terms of the GNU General Public
   * License as published by the Free Software Foundation;
   * either version 2, or (at your option) any later version.
   *
   * This program is distributed in the hope that it will be useful,
   * but WITHOUT ANY WARRANTIES OR REPRESENTATIONS; without even
   * the implied warranty of MERCHANTABILITY or FITNESS FOR
   * A PARTICULAR PURPOSE.See the GNU General Public License
   * for more details.
   *
   * You should have received a copy of the GNU General Public License
   * along with this program; if not, write to the Free Software
   * Foundation, Inc.,
   * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
   */
  /*
   * clock and PLL management functions
   */
  
  #ifndef __VIA_CLOCK_H__
  #define __VIA_CLOCK_H__
  
  #include <linux/types.h>
  
  enum via_clksrc {
  	VIA_CLKSRC_X1 = 0,
  	VIA_CLKSRC_TVX1,
  	VIA_CLKSRC_TVPLL,
  	VIA_CLKSRC_DVP1TVCLKR,
  	VIA_CLKSRC_CAP0,
  	VIA_CLKSRC_CAP1,
  };
  
  struct via_pll_config {
  	u16 multiplier;
  	u8 divisor;
  	u8 rshift;
  };
  
  struct via_clock {
  	void (*set_primary_clock_state)(u8 state);
  	void (*set_primary_clock_source)(enum via_clksrc src, bool use_pll);
  	void (*set_primary_pll_state)(u8 state);
  	void (*set_primary_pll)(struct via_pll_config config);
  
  	void (*set_secondary_clock_state)(u8 state);
  	void (*set_secondary_clock_source)(enum via_clksrc src, bool use_pll);
  	void (*set_secondary_pll_state)(u8 state);
  	void (*set_secondary_pll)(struct via_pll_config config);
  
  	void (*set_engine_pll_state)(u8 state);
  	void (*set_engine_pll)(struct via_pll_config config);
  };
  
  
  static inline u32 get_pll_internal_frequency(u32 ref_freq,
  	struct via_pll_config pll)
  {
  	return ref_freq / pll.divisor * pll.multiplier;
  }
  
  static inline u32 get_pll_output_frequency(u32 ref_freq,
  	struct via_pll_config pll)
  {
  	return get_pll_internal_frequency(ref_freq, pll) >> pll.rshift;
  }
  
  void via_clock_init(struct via_clock *clock, int gfx_chip);
  
  #endif /* __VIA_CLOCK_H__ */