Blame view

kernel/linux-rt-4.4.41/drivers/pcmcia/cardbus.c 2.94 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
  /*
   * cardbus.c -- 16-bit PCMCIA core support
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License version 2 as
   * published by the Free Software Foundation.
   *
   * The initial developer of the original code is David A. Hinds
   * <dahinds@users.sourceforge.net>.  Portions created by David A. Hinds
   * are Copyright (C) 1999 David A. Hinds.  All Rights Reserved.
   *
   * (C) 1999		David A. Hinds
   */
  
  /*
   * Cardbus handling has been re-written to be more of a PCI bridge thing,
   * and the PCI code basically does all the resource handling.
   *
   *		Linus, Jan 2000
   */
  
  
  #include <linux/kernel.h>
  #include <linux/module.h>
  #include <linux/pci.h>
  
  #include <pcmcia/ss.h>
  
  
  static void cardbus_config_irq_and_cls(struct pci_bus *bus, int irq)
  {
  	struct pci_dev *dev;
  
  	list_for_each_entry(dev, &bus->devices, bus_list) {
  		u8 irq_pin;
  
  		/*
  		 * Since there is only one interrupt available to
  		 * CardBus devices, all devices downstream of this
  		 * device must be using this IRQ.
  		 */
  		pci_read_config_byte(dev, PCI_INTERRUPT_PIN, &irq_pin);
  		if (irq_pin) {
  			dev->irq = irq;
  			pci_write_config_byte(dev, PCI_INTERRUPT_LINE, dev->irq);
  		}
  
  		/*
  		 * Some controllers transfer very slowly with 0 CLS.
  		 * Configure it.  This may fail as CLS configuration
  		 * is mandatory only for MWI.
  		 */
  		pci_set_cacheline_size(dev);
  
  		if (dev->subordinate)
  			cardbus_config_irq_and_cls(dev->subordinate, irq);
  	}
  }
  
  /**
   * cb_alloc() - add CardBus device
   * @s:		the pcmcia_socket where the CardBus device is located
   *
   * cb_alloc() allocates the kernel data structures for a Cardbus device
   * and handles the lowest level PCI device setup issues.
   */
  int __ref cb_alloc(struct pcmcia_socket *s)
  {
  	struct pci_bus *bus = s->cb_dev->subordinate;
  	struct pci_dev *dev;
  	unsigned int max, pass;
  
  	pci_lock_rescan_remove();
  
  	s->functions = pci_scan_slot(bus, PCI_DEVFN(0, 0));
  	pci_fixup_cardbus(bus);
  
  	max = bus->busn_res.start;
  	for (pass = 0; pass < 2; pass++)
  		list_for_each_entry(dev, &bus->devices, bus_list)
  			if (pci_is_bridge(dev))
  				max = pci_scan_bridge(bus, dev, max, pass);
  
  	/*
  	 * Size all resources below the CardBus controller.
  	 */
  	pci_bus_size_bridges(bus);
  	pci_bus_assign_resources(bus);
  	cardbus_config_irq_and_cls(bus, s->pci_irq);
  
  	/* socket specific tune function */
  	if (s->tune_bridge)
  		s->tune_bridge(s, bus);
  
  	pci_bus_add_devices(bus);
  
  	pci_unlock_rescan_remove();
  	return 0;
  }
  
  /**
   * cb_free() - remove CardBus device
   * @s:		the pcmcia_socket where the CardBus device was located
   *
   * cb_free() handles the lowest level PCI device cleanup.
   */
  void cb_free(struct pcmcia_socket *s)
  {
  	struct pci_dev *bridge, *dev, *tmp;
  	struct pci_bus *bus;
  
  	bridge = s->cb_dev;
  	if (!bridge)
  		return;
  
  	bus = bridge->subordinate;
  	if (!bus)
  		return;
  
  	pci_lock_rescan_remove();
  
  	list_for_each_entry_safe(dev, tmp, &bus->devices, bus_list)
  		pci_stop_and_remove_bus_device(dev);
  
  	pci_unlock_rescan_remove();
  }