Blame view

kernel/linux-rt-4.4.41/drivers/misc/mei/hw-txe.h 2.23 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
  /*
   *
   * Intel Management Engine Interface (Intel MEI) Linux driver
   * Copyright (c) 2013-2014, Intel Corporation.
   *
   * This program is free software; you can redistribute it and/or modify it
   * under the terms and conditions of the GNU General Public License,
   * version 2, as published by the Free Software Foundation.
   *
   * This program is distributed in the hope it will be useful, but WITHOUT
   * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   * more details.
   *
   */
  
  #ifndef _MEI_HW_TXE_H_
  #define _MEI_HW_TXE_H_
  
  #include <linux/irqreturn.h>
  
  #include "hw.h"
  #include "hw-txe-regs.h"
  
  #define MEI_TXI_RPM_TIMEOUT    500 /* ms */
  
  /* Flatten Hierarchy interrupt cause */
  #define TXE_INTR_READINESS_BIT  0 /* HISR_INT_0_STS */
  #define TXE_INTR_READINESS      HISR_INT_0_STS
  #define TXE_INTR_ALIVENESS_BIT  1 /* HISR_INT_1_STS */
  #define TXE_INTR_ALIVENESS      HISR_INT_1_STS
  #define TXE_INTR_OUT_DB_BIT     2 /* HISR_INT_2_STS */
  #define TXE_INTR_OUT_DB         HISR_INT_2_STS
  #define TXE_INTR_IN_READY_BIT   8 /* beyond HISR */
  #define TXE_INTR_IN_READY       BIT(8)
  
  /**
   * struct mei_txe_hw - txe hardware specifics
   *
   * @mem_addr:            SeC and BRIDGE bars
   * @aliveness:           aliveness (power gating) state of the hardware
   * @readiness:           readiness state of the hardware
   * @slots:               number of empty slots
   * @wait_aliveness_resp: aliveness wait queue
   * @intr_cause:          translated interrupt cause
   */
  struct mei_txe_hw {
  	void __iomem *mem_addr[NUM_OF_MEM_BARS];
  	u32 aliveness;
  	u32 readiness;
  	u32 slots;
  
  	wait_queue_head_t wait_aliveness_resp;
  
  	unsigned long intr_cause;
  };
  
  #define to_txe_hw(dev) (struct mei_txe_hw *)((dev)->hw)
  
  static inline struct mei_device *hw_txe_to_mei(struct mei_txe_hw *hw)
  {
  	return container_of((void *)hw, struct mei_device, hw);
  }
  
  struct mei_device *mei_txe_dev_init(struct pci_dev *pdev);
  
  irqreturn_t mei_txe_irq_quick_handler(int irq, void *dev_id);
  irqreturn_t mei_txe_irq_thread_handler(int irq, void *dev_id);
  
  int mei_txe_aliveness_set_sync(struct mei_device *dev, u32 req);
  
  int mei_txe_setup_satt2(struct mei_device *dev, phys_addr_t addr, u32 range);
  
  
  #endif /* _MEI_HW_TXE_H_ */