Blame view

kernel/linux-rt-4.4.41/drivers/gpu/drm/radeon/r100_track.h 2.3 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
  
  #define R100_TRACK_MAX_TEXTURE 3
  #define R200_TRACK_MAX_TEXTURE 6
  #define R300_TRACK_MAX_TEXTURE 16
  
  #define R100_MAX_CB 1
  #define R300_MAX_CB 4
  
  /*
   * CS functions
   */
  struct r100_cs_track_cb {
  	struct radeon_bo	*robj;
  	unsigned		pitch;
  	unsigned		cpp;
  	unsigned		offset;
  };
  
  struct r100_cs_track_array {
  	struct radeon_bo	*robj;
  	unsigned		esize;
  };
  
  struct r100_cs_cube_info {
  	struct radeon_bo	*robj;
  	unsigned		offset;
  	unsigned		width;
  	unsigned		height;
  };
  
  #define R100_TRACK_COMP_NONE   0
  #define R100_TRACK_COMP_DXT1   1
  #define R100_TRACK_COMP_DXT35  2
  
  struct r100_cs_track_texture {
  	struct radeon_bo	*robj;
  	struct r100_cs_cube_info cube_info[5]; /* info for 5 non-primary faces */
  	unsigned		pitch;
  	unsigned		width;
  	unsigned		height;
  	unsigned		num_levels;
  	unsigned		cpp;
  	unsigned		tex_coord_type;
  	unsigned		txdepth;
  	unsigned		width_11;
  	unsigned		height_11;
  	bool			use_pitch;
  	bool			enabled;
  	bool                    lookup_disable;
  	bool			roundup_w;
  	bool			roundup_h;
  	unsigned                compress_format;
  };
  
  struct r100_cs_track {
  	unsigned			num_cb;
  	unsigned                        num_texture;
  	unsigned			maxy;
  	unsigned			vtx_size;
  	unsigned			vap_vf_cntl;
  	unsigned			vap_alt_nverts;
  	unsigned			immd_dwords;
  	unsigned			num_arrays;
  	unsigned			max_indx;
  	unsigned			color_channel_mask;
  	struct r100_cs_track_array	arrays[16];
  	struct r100_cs_track_cb 	cb[R300_MAX_CB];
  	struct r100_cs_track_cb 	zb;
  	struct r100_cs_track_cb 	aa;
  	struct r100_cs_track_texture	textures[R300_TRACK_MAX_TEXTURE];
  	bool				z_enabled;
  	bool                            separate_cube;
  	bool				zb_cb_clear;
  	bool				blend_read_enable;
  	bool				cb_dirty;
  	bool				zb_dirty;
  	bool				tex_dirty;
  	bool				aa_dirty;
  	bool				aaresolve;
  };
  
  int r100_cs_track_check(struct radeon_device *rdev, struct r100_cs_track *track);
  void r100_cs_track_clear(struct radeon_device *rdev, struct r100_cs_track *track);
  
  int r100_cs_packet_parse_vline(struct radeon_cs_parser *p);
  
  int r200_packet0_check(struct radeon_cs_parser *p,
  		       struct radeon_cs_packet *pkt,
  		       unsigned idx, unsigned reg);
  
  int r100_reloc_pitch_offset(struct radeon_cs_parser *p,
  			    struct radeon_cs_packet *pkt,
  			    unsigned idx,
  			    unsigned reg);
  int r100_packet3_load_vbpntr(struct radeon_cs_parser *p,
  			     struct radeon_cs_packet *pkt,
  			     int idx);