Blame view

kernel/linux-rt-4.4.41/drivers/gpu/drm/nouveau/nvkm/subdev/bar/g84.c 1.85 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
  /*
   * Copyright 2015 Red Hat Inc.
   *
   * Permission is hereby granted, free of charge, to any person obtaining a
   * copy of this software and associated documentation files (the "Software"),
   * to deal in the Software without restriction, including without limitation
   * the rights to use, copy, modify, merge, publish, distribute, sublicense,
   * and/or sell copies of the Software, and to permit persons to whom the
   * Software is furnished to do so, subject to the following conditions:
   *
   * The above copyright notice and this permission notice shall be included in
   * all copies or substantial portions of the Software.
   *
   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
   * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
   * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
   * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
   * OTHER DEALINGS IN THE SOFTWARE.
   *
   * Authors: Ben Skeggs <bskeggs@redhat.com>
   */
  #include "nv50.h"
  
  #include <subdev/timer.h>
  
  void
  g84_bar_flush(struct nvkm_bar *bar)
  {
  	struct nvkm_device *device = bar->subdev.device;
  	unsigned long flags;
  	spin_lock_irqsave(&bar->lock, flags);
  	nvkm_wr32(device, 0x070000, 0x00000001);
  	nvkm_msec(device, 2000,
  		if (!(nvkm_rd32(device, 0x070000) & 0x00000002))
  			break;
  	);
  	spin_unlock_irqrestore(&bar->lock, flags);
  }
  
  static const struct nvkm_bar_func
  g84_bar_func = {
  	.dtor = nv50_bar_dtor,
  	.oneinit = nv50_bar_oneinit,
  	.init = nv50_bar_init,
  	.kmap = nv50_bar_kmap,
  	.umap = nv50_bar_umap,
  	.flush = g84_bar_flush,
  };
  
  int
  g84_bar_new(struct nvkm_device *device, int index, struct nvkm_bar **pbar)
  {
  	return nv50_bar_new_(&g84_bar_func, device, index, 0x200, pbar);
  }