Blame view

kernel/linux-rt-4.4.41/drivers/gpu/drm/nouveau/nvkm/engine/disp/piocnv50.c 2.68 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
  /*
   * Copyright 2012 Red Hat Inc.
   *
   * Permission is hereby granted, free of charge, to any person obtaining a
   * copy of this software and associated documentation files (the "Software"),
   * to deal in the Software without restriction, including without limitation
   * the rights to use, copy, modify, merge, publish, distribute, sublicense,
   * and/or sell copies of the Software, and to permit persons to whom the
   * Software is furnished to do so, subject to the following conditions:
   *
   * The above copyright notice and this permission notice shall be included in
   * all copies or substantial portions of the Software.
   *
   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
   * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
   * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
   * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
   * OTHER DEALINGS IN THE SOFTWARE.
   *
   * Authors: Ben Skeggs
   */
  #include "channv50.h"
  #include "rootnv50.h"
  
  #include <subdev/timer.h>
  
  static void
  nv50_disp_pioc_fini(struct nv50_disp_chan *chan)
  {
  	struct nv50_disp *disp = chan->root->disp;
  	struct nvkm_subdev *subdev = &disp->base.engine.subdev;
  	struct nvkm_device *device = subdev->device;
  	int chid = chan->chid;
  
  	nvkm_mask(device, 0x610200 + (chid * 0x10), 0x00000001, 0x00000000);
  	if (nvkm_msec(device, 2000,
  		if (!(nvkm_rd32(device, 0x610200 + (chid * 0x10)) & 0x00030000))
  			break;
  	) < 0) {
  		nvkm_error(subdev, "ch %d timeout: %08x
  ", chid,
  			   nvkm_rd32(device, 0x610200 + (chid * 0x10)));
  	}
  }
  
  static int
  nv50_disp_pioc_init(struct nv50_disp_chan *chan)
  {
  	struct nv50_disp *disp = chan->root->disp;
  	struct nvkm_subdev *subdev = &disp->base.engine.subdev;
  	struct nvkm_device *device = subdev->device;
  	int chid = chan->chid;
  
  	nvkm_wr32(device, 0x610200 + (chid * 0x10), 0x00002000);
  	if (nvkm_msec(device, 2000,
  		if (!(nvkm_rd32(device, 0x610200 + (chid * 0x10)) & 0x00030000))
  			break;
  	) < 0) {
  		nvkm_error(subdev, "ch %d timeout0: %08x
  ", chid,
  			   nvkm_rd32(device, 0x610200 + (chid * 0x10)));
  		return -EBUSY;
  	}
  
  	nvkm_wr32(device, 0x610200 + (chid * 0x10), 0x00000001);
  	if (nvkm_msec(device, 2000,
  		u32 tmp = nvkm_rd32(device, 0x610200 + (chid * 0x10));
  		if ((tmp & 0x00030000) == 0x00010000)
  			break;
  	) < 0) {
  		nvkm_error(subdev, "ch %d timeout1: %08x
  ", chid,
  			   nvkm_rd32(device, 0x610200 + (chid * 0x10)));
  		return -EBUSY;
  	}
  
  	return 0;
  }
  
  const struct nv50_disp_chan_func
  nv50_disp_pioc_func = {
  	.init = nv50_disp_pioc_init,
  	.fini = nv50_disp_pioc_fini,
  };