Blame view

kernel/linux-rt-4.4.41/drivers/gpu/drm/nouveau/nvkm/engine/disp/nv04.c 2.61 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
  /*
   * Copyright 2012 Red Hat Inc.
   *
   * Permission is hereby granted, free of charge, to any person obtaining a
   * copy of this software and associated documentation files (the "Software"),
   * to deal in the Software without restriction, including without limitation
   * the rights to use, copy, modify, merge, publish, distribute, sublicense,
   * and/or sell copies of the Software, and to permit persons to whom the
   * Software is furnished to do so, subject to the following conditions:
   *
   * The above copyright notice and this permission notice shall be included in
   * all copies or substantial portions of the Software.
   *
   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
   * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
   * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
   * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
   * OTHER DEALINGS IN THE SOFTWARE.
   *
   * Authors: Ben Skeggs
   */
  #include "priv.h"
  
  static const struct nvkm_disp_oclass *
  nv04_disp_root(struct nvkm_disp *disp)
  {
  	return &nv04_disp_root_oclass;
  }
  
  static void
  nv04_disp_vblank_init(struct nvkm_disp *disp, int head)
  {
  	struct nvkm_device *device = disp->engine.subdev.device;
  	nvkm_wr32(device, 0x600140 + (head * 0x2000) , 0x00000001);
  }
  
  static void
  nv04_disp_vblank_fini(struct nvkm_disp *disp, int head)
  {
  	struct nvkm_device *device = disp->engine.subdev.device;
  	nvkm_wr32(device, 0x600140 + (head * 0x2000) , 0x00000000);
  }
  
  static void
  nv04_disp_intr(struct nvkm_disp *disp)
  {
  	struct nvkm_subdev *subdev = &disp->engine.subdev;
  	struct nvkm_device *device = subdev->device;
  	u32 crtc0 = nvkm_rd32(device, 0x600100);
  	u32 crtc1 = nvkm_rd32(device, 0x602100);
  	u32 pvideo;
  
  	if (crtc0 & 0x00000001) {
  		nvkm_disp_vblank(disp, 0);
  		nvkm_wr32(device, 0x600100, 0x00000001);
  	}
  
  	if (crtc1 & 0x00000001) {
  		nvkm_disp_vblank(disp, 1);
  		nvkm_wr32(device, 0x602100, 0x00000001);
  	}
  
  	if (device->chipset >= 0x10 && device->chipset <= 0x40) {
  		pvideo = nvkm_rd32(device, 0x8100);
  		if (pvideo & ~0x11)
  			nvkm_info(subdev, "PVIDEO intr: %08x
  ", pvideo);
  		nvkm_wr32(device, 0x8100, pvideo);
  	}
  }
  
  static const struct nvkm_disp_func
  nv04_disp = {
  	.intr = nv04_disp_intr,
  	.root = nv04_disp_root,
  	.head.vblank_init = nv04_disp_vblank_init,
  	.head.vblank_fini = nv04_disp_vblank_fini,
  };
  
  int
  nv04_disp_new(struct nvkm_device *device, int index, struct nvkm_disp **pdisp)
  {
  	return nvkm_disp_new_(&nv04_disp, device, index, 2, pdisp);
  }