Blame view

kernel/linux-rt-4.4.41/drivers/dma/bestcomm/bcom_gen_bd_tx_task.c 2.07 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
  /*
   * Bestcomm GenBD TX task microcode
   *
   * Copyright (C) 2006 AppSpec Computer Technologies Corp.
   *                    Jeff Gibbons <jeff.gibbons@appspec.com>
   * Copyright (c) 2004 Freescale Semiconductor, Inc.
   *
   * This program is free software; you can redistribute  it and/or modify it
   * under the terms of the GNU General Public License version 2 as published
   * by the Free Software Foundation.
   *
   * Based on BestCommAPI-2.2/code_dma/image_rtos1/dma_image.hex
   * on Tue Mar 4 10:14:12 2006 GMT
   *
   */
  
  #include <asm/types.h>
  
  /*
   * The header consists of the following fields:
   *	u32	magic;
   *	u8	desc_size;
   *	u8	var_size;
   *	u8	inc_size;
   *	u8	first_var;
   *	u8	reserved[8];
   *
   * The size fields contain the number of 32-bit words.
   */
  
  u32 bcom_gen_bd_tx_task[] = {
  	/* header */
  	0x4243544b,
  	0x0f040609,
  	0x00000000,
  	0x00000000,
  
  	/* Task descriptors */
  	0x800220e3, /* LCD: idx0 = var0, idx1 = var4; idx1 <= var3; idx0 += inc4, idx1 += inc3 */
  	0x13e01010, /*   DRD1A: var4 = var2; FN=0 MORE init=31 WS=0 RS=0 */
  	0xb8808264, /*   LCD: idx2 = *idx1, idx3 = var1; idx2 < var9; idx2 += inc4, idx3 += inc4 */
  	0x10001308, /*     DRD1A: var4 = idx1; FN=0 MORE init=0 WS=0 RS=0 */
  	0x60140002, /*     DRD2A: EU0=0 EU1=0 EU2=0 EU3=2 EXT init=0 WS=2 RS=2 */
  	0x0cccfcca, /*     DRD2B1: *idx3 = EU3(); EU3(*idx3,var10)  */
  	0xd9190300, /*   LCDEXT: idx2 = idx2; idx2 > var12; idx2 += inc0 */
  	0xb8c5e009, /*   LCD: idx3 = *(idx1 + var00000015); ; idx3 += inc1 */
  	0x03fec398, /*     DRD1A: *idx0 = *idx3; FN=0 init=31 WS=3 RS=3 */
  	0x9919826a, /*   LCD: idx2 = idx2, idx3 = idx3; idx2 > var9; idx2 += inc5, idx3 += inc2 */
  	0x0feac398, /*     DRD1A: *idx0 = *idx3; FN=0 TFD INT init=31 WS=1 RS=1 */
  	0x99190036, /*   LCD: idx2 = idx2; idx2 once var0; idx2 += inc6 */
  	0x60000005, /*     DRD2A: EU0=0 EU1=0 EU2=0 EU3=5 EXT init=0 WS=0 RS=0 */
  	0x0c4cf889, /*     DRD2B1: *idx1 = EU3(); EU3(idx2,var9)  */
  	0x000001f8, /*   NOP */
  
  	/* VAR[9]-VAR[12] */
  	0x40000000,
  	0x7fff7fff,
  	0x00000000,
  	0x40000004,
  
  	/* INC[0]-INC[5] */
  	0x40000000,
  	0xe0000000,
  	0xe0000000,
  	0xa0000008,
  	0x20000000,
  	0x4000ffff,
  };