Blame view

kernel/linux-rt-4.4.41/drivers/char/hw_random/n2rng.h 3.8 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
  /* n2rng.h: Niagara2 RNG defines.
   *
   * Copyright (C) 2008 David S. Miller <davem@davemloft.net>
   */
  
  #ifndef _N2RNG_H
  #define _N2RNG_H
  
  #define RNG_CTL_WAIT       0x0000000001fffe00ULL /* Minimum wait time       */
  #define RNG_CTL_WAIT_SHIFT 9
  #define RNG_CTL_BYPASS     0x0000000000000100ULL /* VCO voltage source      */
  #define RNG_CTL_VCO        0x00000000000000c0ULL /* VCO rate control        */
  #define RNG_CTL_VCO_SHIFT  6
  #define RNG_CTL_ASEL       0x0000000000000030ULL /* Analog MUX select       */
  #define RNG_CTL_ASEL_SHIFT 4
  #define RNG_CTL_LFSR       0x0000000000000008ULL /* Use LFSR or plain shift */
  #define RNG_CTL_ES3        0x0000000000000004ULL /* Enable entropy source 3 */
  #define RNG_CTL_ES2        0x0000000000000002ULL /* Enable entropy source 2 */
  #define RNG_CTL_ES1        0x0000000000000001ULL /* Enable entropy source 1 */
  
  #define HV_FAST_RNG_GET_DIAG_CTL	0x130
  #define HV_FAST_RNG_CTL_READ		0x131
  #define HV_FAST_RNG_CTL_WRITE		0x132
  #define HV_FAST_RNG_DATA_READ_DIAG	0x133
  #define HV_FAST_RNG_DATA_READ		0x134
  
  #define HV_RNG_STATE_UNCONFIGURED	0
  #define HV_RNG_STATE_CONFIGURED		1
  #define HV_RNG_STATE_HEALTHCHECK	2
  #define HV_RNG_STATE_ERROR		3
  
  #define HV_RNG_NUM_CONTROL		4
  
  #ifndef __ASSEMBLY__
  extern unsigned long sun4v_rng_get_diag_ctl(void);
  extern unsigned long sun4v_rng_ctl_read_v1(unsigned long ctl_regs_ra,
  					   unsigned long *state,
  					   unsigned long *tick_delta);
  extern unsigned long sun4v_rng_ctl_read_v2(unsigned long ctl_regs_ra,
  					   unsigned long unit,
  					   unsigned long *state,
  					   unsigned long *tick_delta,
  					   unsigned long *watchdog,
  					   unsigned long *write_status);
  extern unsigned long sun4v_rng_ctl_write_v1(unsigned long ctl_regs_ra,
  					    unsigned long state,
  					    unsigned long write_timeout,
  					    unsigned long *tick_delta);
  extern unsigned long sun4v_rng_ctl_write_v2(unsigned long ctl_regs_ra,
  					    unsigned long state,
  					    unsigned long write_timeout,
  					    unsigned long unit);
  extern unsigned long sun4v_rng_data_read_diag_v1(unsigned long data_ra,
  						 unsigned long len,
  						 unsigned long *tick_delta);
  extern unsigned long sun4v_rng_data_read_diag_v2(unsigned long data_ra,
  						 unsigned long len,
  						 unsigned long unit,
  						 unsigned long *tick_delta);
  extern unsigned long sun4v_rng_data_read(unsigned long data_ra,
  					 unsigned long *tick_delta);
  
  struct n2rng_unit {
  	u64			control[HV_RNG_NUM_CONTROL];
  };
  
  struct n2rng {
  	struct platform_device	*op;
  
  	unsigned long		flags;
  #define N2RNG_FLAG_MULTI	0x00000001 /* Multi-unit capable RNG */
  #define N2RNG_FLAG_CONTROL	0x00000002 /* Operating in control domain */
  #define N2RNG_FLAG_READY	0x00000008 /* Ready for hw-rng layer      */
  #define N2RNG_FLAG_SHUTDOWN	0x00000010 /* Driver unregistering        */
  #define N2RNG_FLAG_BUFFER_VALID	0x00000020 /* u32 buffer holds valid data */
  
  	int			num_units;
  	struct n2rng_unit	*units;
  
  	struct hwrng		hwrng;
  	u32			buffer;
  
  	/* Registered hypervisor group API major and minor version.  */
  	unsigned long		hvapi_major;
  	unsigned long		hvapi_minor;
  
  	struct delayed_work	work;
  
  	unsigned long		hv_state; /* HV_RNG_STATE_foo */
  
  	unsigned long		health_check_sec;
  	unsigned long		accum_cycles;
  	unsigned long		wd_timeo;
  #define N2RNG_HEALTH_CHECK_SEC_DEFAULT	0
  #define N2RNG_ACCUM_CYCLES_DEFAULT	2048
  #define N2RNG_WD_TIMEO_DEFAULT		0
  
  	u64			scratch_control[HV_RNG_NUM_CONTROL];
  
  #define SELFTEST_TICKS		38859
  #define SELFTEST_VAL		((u64)0xB8820C7BD387E32C)
  #define SELFTEST_POLY		((u64)0x231DCEE91262B8A3)
  #define SELFTEST_MATCH_GOAL	6
  #define SELFTEST_LOOPS_MAX	40000
  #define SELFTEST_BUFFER_WORDS	8
  
  	u64			test_data;
  	u64			test_control[HV_RNG_NUM_CONTROL];
  	u64			test_buffer[SELFTEST_BUFFER_WORDS];
  };
  
  #define N2RNG_BLOCK_LIMIT	60000
  #define N2RNG_BUSY_LIMIT	100
  #define N2RNG_HCHECK_LIMIT	100
  
  #endif /* !(__ASSEMBLY__) */
  
  #endif /* _N2RNG_H */