Blame view

kernel/linux-rt-4.4.41/arch/xtensa/include/uapi/asm/swab.h 2.06 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
  /*
   * include/asm-xtensa/swab.h
   *
   * This file is subject to the terms and conditions of the GNU General Public
   * License.  See the file "COPYING" in the main directory of this archive
   * for more details.
   *
   * Copyright (C) 2001 - 2005 Tensilica Inc.
   */
  
  #ifndef _XTENSA_SWAB_H
  #define _XTENSA_SWAB_H
  
  #include <linux/types.h>
  #include <linux/compiler.h>
  
  #define __SWAB_64_THRU_32__
  
  static inline __attribute_const__ __u32 __arch_swab32(__u32 x)
  {
      __u32 res;
      /* instruction sequence from Xtensa ISA release 2/2000 */
      __asm__("ssai     8           
  \t"
  	    "srli     %0, %1, 16  
  \t"
  	    "src      %0, %0, %1  
  \t"
  	    "src      %0, %0, %0  
  \t"
  	    "src      %0, %1, %0  
  "
  	    : "=&a" (res)
  	    : "a" (x)
  	    );
      return res;
  }
  #define __arch_swab32 __arch_swab32
  
  static inline __attribute_const__ __u16 __arch_swab16(__u16 x)
  {
      /* Given that 'short' values are signed (i.e., can be negative),
       * we cannot assume that the upper 16-bits of the register are
       * zero.  We are careful to mask values after shifting.
       */
  
      /* There exists an anomaly between xt-gcc and xt-xcc.  xt-gcc
       * inserts an extui instruction after putting this function inline
       * to ensure that it uses only the least-significant 16 bits of
       * the result.  xt-xcc doesn't use an extui, but assumes the
       * __asm__ macro follows convention that the upper 16 bits of an
       * 'unsigned short' result are still zero.  This macro doesn't
       * follow convention; indeed, it leaves garbage in the upport 16
       * bits of the register.
  
       * Declaring the temporary variables 'res' and 'tmp' to be 32-bit
       * types while the return type of the function is a 16-bit type
       * forces both compilers to insert exactly one extui instruction
       * (or equivalent) to mask off the upper 16 bits. */
  
      __u32 res;
      __u32 tmp;
  
      __asm__("extui    %1, %2, 8, 8
  \t"
  	    "slli     %0, %2, 8   
  \t"
  	    "or       %0, %0, %1  
  "
  	    : "=&a" (res), "=&a" (tmp)
  	    : "a" (x)
  	    );
  
      return res;
  }
  #define __arch_swab16 __arch_swab16
  
  #endif /* _XTENSA_SWAB_H */