Blame view

kernel/linux-rt-4.4.41/arch/x86/include/asm/fpu/xstate.h 1.38 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
  #ifndef __ASM_X86_XSAVE_H
  #define __ASM_X86_XSAVE_H
  
  #include <linux/types.h>
  #include <asm/processor.h>
  #include <linux/uaccess.h>
  
  /* Bit 63 of XCR0 is reserved for future expansion */
  #define XFEATURE_MASK_EXTEND	(~(XFEATURE_MASK_FPSSE | (1ULL << 63)))
  
  #define XSTATE_CPUID		0x0000000d
  
  #define FXSAVE_SIZE	512
  
  #define XSAVE_HDR_SIZE	    64
  #define XSAVE_HDR_OFFSET    FXSAVE_SIZE
  
  #define XSAVE_YMM_SIZE	    256
  #define XSAVE_YMM_OFFSET    (XSAVE_HDR_SIZE + XSAVE_HDR_OFFSET)
  
  /* Supported features which support lazy state saving */
  #define XFEATURE_MASK_LAZY	(XFEATURE_MASK_FP | \
  				 XFEATURE_MASK_SSE | \
  				 XFEATURE_MASK_YMM | \
  				 XFEATURE_MASK_OPMASK |	\
  				 XFEATURE_MASK_ZMM_Hi256 | \
  				 XFEATURE_MASK_Hi16_ZMM)
  
  /* Supported features which require eager state saving */
  #define XFEATURE_MASK_EAGER	(XFEATURE_MASK_BNDREGS | XFEATURE_MASK_BNDCSR)
  
  /* All currently supported features */
  #define XCNTXT_MASK	(XFEATURE_MASK_LAZY | XFEATURE_MASK_EAGER)
  
  #ifdef CONFIG_X86_64
  #define REX_PREFIX	"0x48, "
  #else
  #define REX_PREFIX
  #endif
  
  extern unsigned int xstate_size;
  extern u64 xfeatures_mask;
  extern u64 xstate_fx_sw_bytes[USER_XSTATE_FX_SW_WORDS];
  
  extern void update_regset_xstate_info(unsigned int size, u64 xstate_mask);
  
  void fpu__xstate_clear_all_cpu_caps(void);
  void *get_xsave_addr(struct xregs_state *xsave, int xstate);
  const void *get_xsave_field_ptr(int xstate_field);
  
  #endif