Blame view

kernel/linux-rt-4.4.41/arch/tile/include/asm/bitops_64.h 2.67 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
  /*
   * Copyright 2011 Tilera Corporation. All Rights Reserved.
   *
   *   This program is free software; you can redistribute it and/or
   *   modify it under the terms of the GNU General Public License
   *   as published by the Free Software Foundation, version 2.
   *
   *   This program is distributed in the hope that it will be useful, but
   *   WITHOUT ANY WARRANTY; without even the implied warranty of
   *   MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
   *   NON INFRINGEMENT.  See the GNU General Public License for
   *   more details.
   */
  
  #ifndef _ASM_TILE_BITOPS_64_H
  #define _ASM_TILE_BITOPS_64_H
  
  #include <linux/compiler.h>
  #include <asm/cmpxchg.h>
  
  /* See <asm/bitops.h> for API comments. */
  
  static inline void set_bit(unsigned nr, volatile unsigned long *addr)
  {
  	unsigned long mask = (1UL << (nr % BITS_PER_LONG));
  	__insn_fetchor((void *)(addr + nr / BITS_PER_LONG), mask);
  }
  
  static inline void clear_bit(unsigned nr, volatile unsigned long *addr)
  {
  	unsigned long mask = (1UL << (nr % BITS_PER_LONG));
  	__insn_fetchand((void *)(addr + nr / BITS_PER_LONG), ~mask);
  }
  
  static inline void change_bit(unsigned nr, volatile unsigned long *addr)
  {
  	unsigned long mask = (1UL << (nr % BITS_PER_LONG));
  	unsigned long guess, oldval;
  	addr += nr / BITS_PER_LONG;
  	oldval = *addr;
  	do {
  		guess = oldval;
  		oldval = cmpxchg(addr, guess, guess ^ mask);
  	} while (guess != oldval);
  }
  
  
  /*
   * The test_and_xxx_bit() routines require a memory fence before we
   * start the operation, and after the operation completes.  We use
   * smp_mb() before, and rely on the "!= 0" comparison, plus a compiler
   * barrier(), to block until the atomic op is complete.
   */
  
  static inline int test_and_set_bit(unsigned nr, volatile unsigned long *addr)
  {
  	int val;
  	unsigned long mask = (1UL << (nr % BITS_PER_LONG));
  	smp_mb();  /* barrier for proper semantics */
  	val = (__insn_fetchor((void *)(addr + nr / BITS_PER_LONG), mask)
  	       & mask) != 0;
  	barrier();
  	return val;
  }
  
  
  static inline int test_and_clear_bit(unsigned nr, volatile unsigned long *addr)
  {
  	int val;
  	unsigned long mask = (1UL << (nr % BITS_PER_LONG));
  	smp_mb();  /* barrier for proper semantics */
  	val = (__insn_fetchand((void *)(addr + nr / BITS_PER_LONG), ~mask)
  	       & mask) != 0;
  	barrier();
  	return val;
  }
  
  
  static inline int test_and_change_bit(unsigned nr,
  				      volatile unsigned long *addr)
  {
  	unsigned long mask = (1UL << (nr % BITS_PER_LONG));
  	unsigned long guess, oldval;
  	addr += nr / BITS_PER_LONG;
  	oldval = *addr;
  	do {
  		guess = oldval;
  		oldval = cmpxchg(addr, guess, guess ^ mask);
  	} while (guess != oldval);
  	return (oldval & mask) != 0;
  }
  
  #include <asm-generic/bitops/ext2-atomic-setbit.h>
  
  #endif /* _ASM_TILE_BITOPS_64_H */