Blame view

kernel/linux-rt-4.4.41/arch/sparc/include/asm/ide.h 2.15 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
  /* ide.h: SPARC PCI specific IDE glue.
   *
   * Copyright (C) 1997  David S. Miller (davem@davemloft.net)
   * Copyright (C) 1998  Eddie C. Dost   (ecd@skynet.be)
   * Adaptation from sparc64 version to sparc by Pete Zaitcev.
   */
  
  #ifndef _SPARC_IDE_H
  #define _SPARC_IDE_H
  
  #ifdef __KERNEL__
  
  #include <asm/io.h>
  #ifdef CONFIG_SPARC64
  #include <asm/pgalloc.h>
  #include <asm/spitfire.h>
  #include <asm/cacheflush.h>
  #include <asm/page.h>
  #else
  #include <asm/pgtable.h>
  #include <asm/psr.h>
  #endif
  
  #define __ide_insl(data_reg, buffer, wcount) \
  	__ide_insw(data_reg, buffer, (wcount)<<1)
  #define __ide_outsl(data_reg, buffer, wcount) \
  	__ide_outsw(data_reg, buffer, (wcount)<<1)
  
  /* On sparc, I/O ports and MMIO registers are accessed identically.  */
  #define __ide_mm_insw	__ide_insw
  #define __ide_mm_insl	__ide_insl
  #define __ide_mm_outsw	__ide_outsw
  #define __ide_mm_outsl	__ide_outsl
  
  static inline void __ide_insw(void __iomem *port, void *dst, u32 count)
  {
  #if defined(CONFIG_SPARC64) && defined(DCACHE_ALIASING_POSSIBLE)
  	unsigned long end = (unsigned long)dst + (count << 1);
  #endif
  	u16 *ps = dst;
  	u32 *pi;
  
  	if(((unsigned long)ps) & 0x2) {
  		*ps++ = __raw_readw(port);
  		count--;
  	}
  	pi = (u32 *)ps;
  	while(count >= 2) {
  		u32 w;
  
  		w  = __raw_readw(port) << 16;
  		w |= __raw_readw(port);
  		*pi++ = w;
  		count -= 2;
  	}
  	ps = (u16 *)pi;
  	if(count)
  		*ps++ = __raw_readw(port);
  
  #if defined(CONFIG_SPARC64) && defined(DCACHE_ALIASING_POSSIBLE)
  	__flush_dcache_range((unsigned long)dst, end);
  #endif
  }
  
  static inline void __ide_outsw(void __iomem *port, const void *src, u32 count)
  {
  #if defined(CONFIG_SPARC64) && defined(DCACHE_ALIASING_POSSIBLE)
  	unsigned long end = (unsigned long)src + (count << 1);
  #endif
  	const u16 *ps = src;
  	const u32 *pi;
  
  	if(((unsigned long)src) & 0x2) {
  		__raw_writew(*ps++, port);
  		count--;
  	}
  	pi = (const u32 *)ps;
  	while(count >= 2) {
  		u32 w;
  
  		w = *pi++;
  		__raw_writew((w >> 16), port);
  		__raw_writew(w, port);
  		count -= 2;
  	}
  	ps = (const u16 *)pi;
  	if(count)
  		__raw_writew(*ps, port);
  
  #if defined(CONFIG_SPARC64) && defined(DCACHE_ALIASING_POSSIBLE)
  	__flush_dcache_range((unsigned long)src, end);
  #endif
  }
  
  #endif /* __KERNEL__ */
  
  #endif /* _SPARC_IDE_H */