Blame view

kernel/linux-rt-4.4.41/arch/sh/include/asm/uncached.h 1.3 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
  #ifndef __ASM_SH_UNCACHED_H
  #define __ASM_SH_UNCACHED_H
  
  #include <linux/bug.h>
  
  #ifdef CONFIG_UNCACHED_MAPPING
  extern unsigned long cached_to_uncached;
  extern unsigned long uncached_size;
  extern unsigned long uncached_start, uncached_end;
  
  extern int virt_addr_uncached(unsigned long kaddr);
  extern void uncached_init(void);
  extern void uncached_resize(unsigned long size);
  
  /*
   * Jump to uncached area.
   * When handling TLB or caches, we need to do it from an uncached area.
   */
  #define jump_to_uncached()			\
  do {						\
  	unsigned long __dummy;			\
  						\
  	__asm__ __volatile__(			\
  		"mova	1f, %0
  \t"		\
  		"add	%1, %0
  \t"		\
  		"jmp	@%0
  \t"		\
  		" nop
  \t"			\
  		".balign 4
  "			\
  		"1:"				\
  		: "=&z" (__dummy)		\
  		: "r" (cached_to_uncached));	\
  } while (0)
  
  /*
   * Back to cached area.
   */
  #define back_to_cached()				\
  do {							\
  	unsigned long __dummy;				\
  	ctrl_barrier();					\
  	__asm__ __volatile__(				\
  		"mov.l	1f, %0
  \t"			\
  		"jmp	@%0
  \t"			\
  		" nop
  \t"				\
  		".balign 4
  "				\
  		"1:	.long 2f
  "			\
  		"2:"					\
  		: "=&r" (__dummy));			\
  } while (0)
  #else
  #define virt_addr_uncached(kaddr)	(0)
  #define uncached_init()			do { } while (0)
  #define uncached_resize(size)		BUG()
  #define jump_to_uncached()		do { } while (0)
  #define back_to_cached()		do { } while (0)
  #endif
  
  #endif /* __ASM_SH_UNCACHED_H */