Blame view

kernel/linux-rt-4.4.41/arch/sh/include/asm/mmu_context_64.h 1.97 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
  #ifndef __ASM_SH_MMU_CONTEXT_64_H
  #define __ASM_SH_MMU_CONTEXT_64_H
  
  /*
   * sh64-specific mmu_context interface.
   *
   * Copyright (C) 2000, 2001  Paolo Alberelli
   * Copyright (C) 2003 - 2007  Paul Mundt
   *
   * This file is subject to the terms and conditions of the GNU General Public
   * License.  See the file "COPYING" in the main directory of this archive
   * for more details.
   */
  #include <cpu/registers.h>
  #include <asm/cacheflush.h>
  
  #define SR_ASID_MASK		0xffffffffff00ffffULL
  #define SR_ASID_SHIFT		16
  
  /*
   * Destroy context related info for an mm_struct that is about
   * to be put to rest.
   */
  static inline void destroy_context(struct mm_struct *mm)
  {
  	/* Well, at least free TLB entries */
  	flush_tlb_mm(mm);
  }
  
  static inline unsigned long get_asid(void)
  {
  	unsigned long long sr;
  
  	asm volatile ("getcon   " __SR ", %0
  \t"
  		      : "=r" (sr));
  
  	sr = (sr >> SR_ASID_SHIFT) & MMU_CONTEXT_ASID_MASK;
  	return (unsigned long) sr;
  }
  
  /* Set ASID into SR */
  static inline void set_asid(unsigned long asid)
  {
  	unsigned long long sr, pc;
  
  	asm volatile ("getcon	" __SR ", %0" : "=r" (sr));
  
  	sr = (sr & SR_ASID_MASK) | (asid << SR_ASID_SHIFT);
  
  	/*
  	 * It is possible that this function may be inlined and so to avoid
  	 * the assembler reporting duplicate symbols we make use of the
  	 * gas trick of generating symbols using numerics and forward
  	 * reference.
  	 */
  	asm volatile ("movi	1, %1
  \t"
  		      "shlli	%1, 28, %1
  \t"
  		      "or	%0, %1, %1
  \t"
  		      "putcon	%1, " __SR "
  \t"
  		      "putcon	%0, " __SSR "
  \t"
  		      "movi	1f, %1
  \t"
  		      "ori	%1, 1 , %1
  \t"
  		      "putcon	%1, " __SPC "
  \t"
  		      "rte
  "
  		      "1:
  \t"
  		      : "=r" (sr), "=r" (pc) : "0" (sr));
  }
  
  /* arch/sh/kernel/cpu/sh5/entry.S */
  extern unsigned long switch_and_save_asid(unsigned long new_asid);
  
  /* No spare register to twiddle, so use a software cache */
  extern pgd_t *mmu_pdtp_cache;
  
  #define set_TTB(pgd)	(mmu_pdtp_cache = (pgd))
  #define get_TTB()	(mmu_pdtp_cache)
  
  #endif /* __ASM_SH_MMU_CONTEXT_64_H */