Blame view

kernel/linux-rt-4.4.41/arch/powerpc/platforms/86xx/mpc86xx_smp.c 2.62 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
  /*
   * Author: Xianghua Xiao <x.xiao@freescale.com>
   *         Zhang Wei <wei.zhang@freescale.com>
   *
   * Copyright 2006 Freescale Semiconductor Inc.
   *
   * This program is free software; you can redistribute  it and/or modify it
   * under  the terms of  the GNU General  Public License as published by the
   * Free Software Foundation;  either version 2 of the  License, or (at your
   * option) any later version.
   */
  
  #include <linux/stddef.h>
  #include <linux/kernel.h>
  #include <linux/init.h>
  #include <linux/delay.h>
  
  #include <asm/code-patching.h>
  #include <asm/page.h>
  #include <asm/pgtable.h>
  #include <asm/pci-bridge.h>
  #include <asm/mpic.h>
  #include <asm/cacheflush.h>
  
  #include <sysdev/fsl_soc.h>
  
  #include "mpc86xx.h"
  
  extern void __secondary_start_mpc86xx(void);
  
  #define MCM_PORT_CONFIG_OFFSET	0x10
  
  /* Offset from CCSRBAR */
  #define MPC86xx_MCM_OFFSET      (0x1000)
  #define MPC86xx_MCM_SIZE        (0x1000)
  
  static void __init
  smp_86xx_release_core(int nr)
  {
  	__be32 __iomem *mcm_vaddr;
  	unsigned long pcr;
  
  	if (nr < 0 || nr >= NR_CPUS)
  		return;
  
  	/*
  	 * Startup Core #nr.
  	 */
  	mcm_vaddr = ioremap(get_immrbase() + MPC86xx_MCM_OFFSET,
  			    MPC86xx_MCM_SIZE);
  	pcr = in_be32(mcm_vaddr + (MCM_PORT_CONFIG_OFFSET >> 2));
  	pcr |= 1 << (nr + 24);
  	out_be32(mcm_vaddr + (MCM_PORT_CONFIG_OFFSET >> 2), pcr);
  
  	iounmap(mcm_vaddr);
  }
  
  
  static int __init
  smp_86xx_kick_cpu(int nr)
  {
  	unsigned int save_vector;
  	unsigned long target, flags;
  	int n = 0;
  	unsigned int *vector = (unsigned int *)(KERNELBASE + 0x100);
  
  	if (nr < 0 || nr >= NR_CPUS)
  		return -ENOENT;
  
  	pr_debug("smp_86xx_kick_cpu: kick CPU #%d
  ", nr);
  
  	local_irq_save(flags);
  
  	/* Save reset vector */
  	save_vector = *vector;
  
  	/* Setup fake reset vector to call __secondary_start_mpc86xx. */
  	target = (unsigned long) __secondary_start_mpc86xx;
  	patch_branch(vector, target, BRANCH_SET_LINK);
  
  	/* Kick that CPU */
  	smp_86xx_release_core(nr);
  
  	/* Wait a bit for the CPU to take the exception. */
  	while ((__secondary_hold_acknowledge != nr) && (n++, n < 1000))
  		mdelay(1);
  
  	/* Restore the exception vector */
  	*vector = save_vector;
  	flush_icache_range((unsigned long) vector, (unsigned long) vector + 4);
  
  	local_irq_restore(flags);
  
  	pr_debug("wait CPU #%d for %d msecs.
  ", nr, n);
  
  	return 0;
  }
  
  
  static void __init
  smp_86xx_setup_cpu(int cpu_nr)
  {
  	mpic_setup_this_cpu();
  }
  
  
  struct smp_ops_t smp_86xx_ops = {
  	.message_pass = smp_mpic_message_pass,
  	.probe = smp_mpic_probe,
  	.kick_cpu = smp_86xx_kick_cpu,
  	.setup_cpu = smp_86xx_setup_cpu,
  	.take_timebase = smp_generic_take_timebase,
  	.give_timebase = smp_generic_give_timebase,
  };
  
  
  void __init
  mpc86xx_smp_init(void)
  {
  	smp_ops = &smp_86xx_ops;
  }