Blame view

kernel/linux-rt-4.4.41/arch/powerpc/platforms/85xx/qemu_e500.c 2.37 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
  /*
   * Paravirt target for a generic QEMU e500 machine
   *
   * This is intended to be a flexible device-tree-driven platform, not fixed
   * to a particular piece of hardware or a particular spec of virtual hardware,
   * beyond the assumption of an e500-family CPU.  Some things are still hardcoded
   * here, such as MPIC, but this is a limitation of the current code rather than
   * an interface contract with QEMU.
   *
   * Copyright 2012 Freescale Semiconductor Inc.
   *
   * This program is free software; you can redistribute  it and/or modify it
   * under  the terms of  the GNU General  Public License as published by the
   * Free Software Foundation;  either version 2 of the  License, or (at your
   * option) any later version.
   */
  
  #include <linux/kernel.h>
  #include <linux/of_fdt.h>
  #include <asm/machdep.h>
  #include <asm/pgtable.h>
  #include <asm/time.h>
  #include <asm/udbg.h>
  #include <asm/mpic.h>
  #include <sysdev/fsl_soc.h>
  #include <sysdev/fsl_pci.h>
  #include "smp.h"
  #include "mpc85xx.h"
  
  void __init qemu_e500_pic_init(void)
  {
  	struct mpic *mpic;
  	unsigned int flags = MPIC_BIG_ENDIAN | MPIC_SINGLE_DEST_CPU |
  		MPIC_ENABLE_COREINT;
  
  	mpic = mpic_alloc(NULL, 0, flags, 0, 256, " OpenPIC  ");
  
  	BUG_ON(mpic == NULL);
  	mpic_init(mpic);
  }
  
  static void __init qemu_e500_setup_arch(void)
  {
  	ppc_md.progress("qemu_e500_setup_arch()", 0);
  
  	fsl_pci_assign_primary();
  	swiotlb_detect_4g();
  #if defined(CONFIG_FSL_PCI) && defined(CONFIG_ZONE_DMA32)
  	/*
  	 * Inbound windows don't cover the full lower 4 GiB
  	 * due to conflicts with PCICSRBAR and outbound windows,
  	 * so limit the DMA32 zone to 2 GiB, to allow consistent
  	 * allocations to succeed.
  	 */
  	limit_zone_pfn(ZONE_DMA32, 1UL << (31 - PAGE_SHIFT));
  #endif
  	mpc85xx_smp_init();
  }
  
  /*
   * Called very early, device-tree isn't unflattened
   */
  static int __init qemu_e500_probe(void)
  {
  	unsigned long root = of_get_flat_dt_root();
  
  	return !!of_flat_dt_is_compatible(root, "fsl,qemu-e500");
  }
  
  machine_arch_initcall(qemu_e500, mpc85xx_common_publish_devices);
  
  define_machine(qemu_e500) {
  	.name			= "QEMU e500",
  	.probe			= qemu_e500_probe,
  	.setup_arch		= qemu_e500_setup_arch,
  	.init_IRQ		= qemu_e500_pic_init,
  #ifdef CONFIG_PCI
  	.pcibios_fixup_bus	= fsl_pcibios_fixup_bus,
  	.pcibios_fixup_phb      = fsl_pcibios_fixup_phb,
  #endif
  	.get_irq		= mpic_get_coreint_irq,
  	.restart		= fsl_rstcr_restart,
  	.calibrate_decr		= generic_calibrate_decr,
  	.progress		= udbg_progress,
  };