Blame view

kernel/linux-rt-4.4.41/arch/m32r/include/asm/cacheflush.h 3.17 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
  #ifndef _ASM_M32R_CACHEFLUSH_H
  #define _ASM_M32R_CACHEFLUSH_H
  
  #include <linux/mm.h>
  
  extern void _flush_cache_all(void);
  extern void _flush_cache_copyback_all(void);
  
  #if defined(CONFIG_CHIP_M32700) || defined(CONFIG_CHIP_OPSP) || defined(CONFIG_CHIP_M32104)
  #define flush_cache_all()			do { } while (0)
  #define flush_cache_mm(mm)			do { } while (0)
  #define flush_cache_dup_mm(mm)			do { } while (0)
  #define flush_cache_range(vma, start, end)	do { } while (0)
  #define flush_cache_page(vma, vmaddr, pfn)	do { } while (0)
  #define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 0
  #define flush_dcache_page(page)			do { } while (0)
  #define flush_dcache_mmap_lock(mapping)		do { } while (0)
  #define flush_dcache_mmap_unlock(mapping)	do { } while (0)
  #ifndef CONFIG_SMP
  #define flush_icache_range(start, end)		_flush_cache_copyback_all()
  #define flush_icache_page(vma,pg)		_flush_cache_copyback_all()
  #define flush_icache_user_range(vma,pg,adr,len)	_flush_cache_copyback_all()
  #define flush_cache_sigtramp(addr)		_flush_cache_copyback_all()
  #else	/* CONFIG_SMP */
  extern void smp_flush_cache_all(void);
  #define flush_icache_range(start, end)		smp_flush_cache_all()
  #define flush_icache_page(vma,pg)		smp_flush_cache_all()
  #define flush_icache_user_range(vma,pg,adr,len)	smp_flush_cache_all()
  #define flush_cache_sigtramp(addr)		_flush_cache_copyback_all()
  #endif	/* CONFIG_SMP */
  #elif defined(CONFIG_CHIP_M32102)
  #define flush_cache_all()			do { } while (0)
  #define flush_cache_mm(mm)			do { } while (0)
  #define flush_cache_dup_mm(mm)			do { } while (0)
  #define flush_cache_range(vma, start, end)	do { } while (0)
  #define flush_cache_page(vma, vmaddr, pfn)	do { } while (0)
  #define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 0
  #define flush_dcache_page(page)			do { } while (0)
  #define flush_dcache_mmap_lock(mapping)		do { } while (0)
  #define flush_dcache_mmap_unlock(mapping)	do { } while (0)
  #define flush_icache_range(start, end)		_flush_cache_all()
  #define flush_icache_page(vma,pg)		_flush_cache_all()
  #define flush_icache_user_range(vma,pg,adr,len)	_flush_cache_all()
  #define flush_cache_sigtramp(addr)		_flush_cache_all()
  #else
  #define flush_cache_all()			do { } while (0)
  #define flush_cache_mm(mm)			do { } while (0)
  #define flush_cache_dup_mm(mm)			do { } while (0)
  #define flush_cache_range(vma, start, end)	do { } while (0)
  #define flush_cache_page(vma, vmaddr, pfn)	do { } while (0)
  #define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 0
  #define flush_dcache_page(page)			do { } while (0)
  #define flush_dcache_mmap_lock(mapping)		do { } while (0)
  #define flush_dcache_mmap_unlock(mapping)	do { } while (0)
  #define flush_icache_range(start, end)		do { } while (0)
  #define flush_icache_page(vma,pg)		do { } while (0)
  #define flush_icache_user_range(vma,pg,adr,len)	do { } while (0)
  #define flush_cache_sigtramp(addr)		do { } while (0)
  #endif	/* CONFIG_CHIP_* */
  
  #define flush_cache_vmap(start, end)	do { } while (0)
  #define flush_cache_vunmap(start, end)	do { } while (0)
  
  #define copy_to_user_page(vma, page, vaddr, dst, src, len)	\
  do {								\
  	memcpy(dst, src, len);					\
  	flush_icache_user_range(vma, page, vaddr, len);		\
  } while (0)
  #define copy_from_user_page(vma, page, vaddr, dst, src, len)	\
  	memcpy(dst, src, len)
  
  #endif /* _ASM_M32R_CACHEFLUSH_H */