Blame view

kernel/linux-rt-4.4.41/arch/hexagon/include/asm/cmpxchg.h 2.55 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
  /*
   * xchg/cmpxchg operations for the Hexagon architecture
   *
   * Copyright (c) 2010-2011, The Linux Foundation. All rights reserved.
   *
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License version 2 and
   * only version 2 as published by the Free Software Foundation.
   *
   * This program is distributed in the hope that it will be useful,
   * but WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   * GNU General Public License for more details.
   *
   * You should have received a copy of the GNU General Public License
   * along with this program; if not, write to the Free Software
   * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
   * 02110-1301, USA.
   */
  
  #ifndef _ASM_CMPXCHG_H
  #define _ASM_CMPXCHG_H
  
  /*
   * __xchg - atomically exchange a register and a memory location
   * @x: value to swap
   * @ptr: pointer to memory
   * @size:  size of the value
   *
   * Only 4 bytes supported currently.
   *
   * Note:  there was an errata for V2 about .new's and memw_locked.
   *
   */
  static inline unsigned long __xchg(unsigned long x, volatile void *ptr,
  				   int size)
  {
  	unsigned long retval;
  
  	/*  Can't seem to use printk or panic here, so just stop  */
  	if (size != 4) do { asm volatile("brkpt;
  "); } while (1);
  
  	__asm__ __volatile__ (
  	"1:	%0 = memw_locked(%1);
  "    /*  load into retval */
  	"	memw_locked(%1,P0) = %2;
  " /*  store into memory */
  	"	if !P0 jump 1b;
  "
  	: "=&r" (retval)
  	: "r" (ptr), "r" (x)
  	: "memory", "p0"
  	);
  	return retval;
  }
  
  /*
   * Atomically swap the contents of a register with memory.  Should be atomic
   * between multiple CPU's and within interrupts on the same CPU.
   */
  #define xchg(ptr, v) ((__typeof__(*(ptr)))__xchg((unsigned long)(v), (ptr), \
  	sizeof(*(ptr))))
  
  /*
   *  see rt-mutex-design.txt; cmpxchg supposedly checks if *ptr == A and swaps.
   *  looks just like atomic_cmpxchg on our arch currently with a bunch of
   *  variable casting.
   */
  
  #define cmpxchg(ptr, old, new)					\
  ({								\
  	__typeof__(ptr) __ptr = (ptr);				\
  	__typeof__(*(ptr)) __old = (old);			\
  	__typeof__(*(ptr)) __new = (new);			\
  	__typeof__(*(ptr)) __oldval = 0;			\
  								\
  	asm volatile(						\
  		"1:	%0 = memw_locked(%1);
  "		\
  		"	{ P0 = cmp.eq(%0,%2);
  "		\
  		"	  if (!P0.new) jump:nt 2f; }
  "		\
  		"	memw_locked(%1,p0) = %3;
  "		\
  		"	if (!P0) jump 1b;
  "			\
  		"2:
  "						\
  		: "=&r" (__oldval)				\
  		: "r" (__ptr), "r" (__old), "r" (__new)		\
  		: "memory", "p0"				\
  	);							\
  	__oldval;						\
  })
  
  #endif /* _ASM_CMPXCHG_H */