Blame view

kernel/linux-rt-4.4.41/drivers/media/pci/cobalt/m00389_cvi_memmap_package.h 2.71 KB
5113f6f70   김현기   kernel add
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
  /*
   *  Copyright 2014-2015 Cisco Systems, Inc. and/or its affiliates.
   *  All rights reserved.
   *
   *  This program is free software; you may redistribute it and/or modify
   *  it under the terms of the GNU General Public License as published by
   *  the Free Software Foundation; version 2 of the License.
   *
   *  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
   *  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
   *  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
   *  NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
   *  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
   *  ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
   *  CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
   *  SOFTWARE.
   */
  
  #ifndef M00389_CVI_MEMMAP_PACKAGE_H
  #define M00389_CVI_MEMMAP_PACKAGE_H
  
  /*******************************************************************
   * Register Block
   * M00389_CVI_MEMMAP_PACKAGE_VHD_REGMAP
   *******************************************************************/
  struct m00389_cvi_regmap {
  	uint32_t control;          /* Reg 0x0000, Default=0x0 */
  	uint32_t frame_width;      /* Reg 0x0004, Default=0x10 */
  	uint32_t frame_height;     /* Reg 0x0008, Default=0xc */
  	uint32_t freewheel_period; /* Reg 0x000c, Default=0x0 */
  	uint32_t error_color;      /* Reg 0x0010, Default=0x0 */
  	uint32_t status;           /* Reg 0x0014 */
  };
  
  #define M00389_CVI_REG_CONTROL_OFST 0
  #define M00389_CVI_REG_FRAME_WIDTH_OFST 4
  #define M00389_CVI_REG_FRAME_HEIGHT_OFST 8
  #define M00389_CVI_REG_FREEWHEEL_PERIOD_OFST 12
  #define M00389_CVI_REG_ERROR_COLOR_OFST 16
  #define M00389_CVI_REG_STATUS_OFST 20
  
  /*******************************************************************
   * Bit Mask for register
   * M00389_CVI_MEMMAP_PACKAGE_VHD_BITMAP
   *******************************************************************/
  /* control [2:0] */
  #define M00389_CONTROL_BITMAP_ENABLE_OFST             (0)
  #define M00389_CONTROL_BITMAP_ENABLE_MSK              (0x1 << M00389_CONTROL_BITMAP_ENABLE_OFST)
  #define M00389_CONTROL_BITMAP_HSYNC_POLARITY_LOW_OFST (1)
  #define M00389_CONTROL_BITMAP_HSYNC_POLARITY_LOW_MSK  (0x1 << M00389_CONTROL_BITMAP_HSYNC_POLARITY_LOW_OFST)
  #define M00389_CONTROL_BITMAP_VSYNC_POLARITY_LOW_OFST (2)
  #define M00389_CONTROL_BITMAP_VSYNC_POLARITY_LOW_MSK  (0x1 << M00389_CONTROL_BITMAP_VSYNC_POLARITY_LOW_OFST)
  /* status [1:0] */
  #define M00389_STATUS_BITMAP_LOCK_OFST                (0)
  #define M00389_STATUS_BITMAP_LOCK_MSK                 (0x1 << M00389_STATUS_BITMAP_LOCK_OFST)
  #define M00389_STATUS_BITMAP_ERROR_OFST               (1)
  #define M00389_STATUS_BITMAP_ERROR_MSK                (0x1 << M00389_STATUS_BITMAP_ERROR_OFST)
  
  #endif /*M00389_CVI_MEMMAP_PACKAGE_H*/