wm8994-regmap.c
53.3 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
/*
* wm8994-regmap.c -- Register map data for WM8994 series devices
*
* Copyright 2011 Wolfson Microelectronics PLC.
*
* Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the
* Free Software Foundation; either version 2 of the License, or (at your
* option) any later version.
*
*/
#include <linux/mfd/wm8994/core.h>
#include <linux/mfd/wm8994/registers.h>
#include <linux/regmap.h>
#include <linux/device.h>
#include "wm8994.h"
static struct reg_default wm1811_defaults[] = {
{ 0x0001, 0x0000 }, /* R1 - Power Management (1) */
{ 0x0002, 0x6000 }, /* R2 - Power Management (2) */
{ 0x0003, 0x0000 }, /* R3 - Power Management (3) */
{ 0x0004, 0x0000 }, /* R4 - Power Management (4) */
{ 0x0005, 0x0000 }, /* R5 - Power Management (5) */
{ 0x0006, 0x0000 }, /* R6 - Power Management (6) */
{ 0x0015, 0x0000 }, /* R21 - Input Mixer (1) */
{ 0x0018, 0x008B }, /* R24 - Left Line Input 1&2 Volume */
{ 0x0019, 0x008B }, /* R25 - Left Line Input 3&4 Volume */
{ 0x001A, 0x008B }, /* R26 - Right Line Input 1&2 Volume */
{ 0x001B, 0x008B }, /* R27 - Right Line Input 3&4 Volume */
{ 0x001C, 0x006D }, /* R28 - Left Output Volume */
{ 0x001D, 0x006D }, /* R29 - Right Output Volume */
{ 0x001E, 0x0066 }, /* R30 - Line Outputs Volume */
{ 0x001F, 0x0020 }, /* R31 - HPOUT2 Volume */
{ 0x0020, 0x0079 }, /* R32 - Left OPGA Volume */
{ 0x0021, 0x0079 }, /* R33 - Right OPGA Volume */
{ 0x0022, 0x0003 }, /* R34 - SPKMIXL Attenuation */
{ 0x0023, 0x0003 }, /* R35 - SPKMIXR Attenuation */
{ 0x0024, 0x0011 }, /* R36 - SPKOUT Mixers */
{ 0x0025, 0x0140 }, /* R37 - ClassD */
{ 0x0026, 0x0079 }, /* R38 - Speaker Volume Left */
{ 0x0027, 0x0079 }, /* R39 - Speaker Volume Right */
{ 0x0028, 0x0000 }, /* R40 - Input Mixer (2) */
{ 0x0029, 0x0000 }, /* R41 - Input Mixer (3) */
{ 0x002A, 0x0000 }, /* R42 - Input Mixer (4) */
{ 0x002B, 0x0000 }, /* R43 - Input Mixer (5) */
{ 0x002C, 0x0000 }, /* R44 - Input Mixer (6) */
{ 0x002D, 0x0000 }, /* R45 - Output Mixer (1) */
{ 0x002E, 0x0000 }, /* R46 - Output Mixer (2) */
{ 0x002F, 0x0000 }, /* R47 - Output Mixer (3) */
{ 0x0030, 0x0000 }, /* R48 - Output Mixer (4) */
{ 0x0031, 0x0000 }, /* R49 - Output Mixer (5) */
{ 0x0032, 0x0000 }, /* R50 - Output Mixer (6) */
{ 0x0033, 0x0000 }, /* R51 - HPOUT2 Mixer */
{ 0x0034, 0x0000 }, /* R52 - Line Mixer (1) */
{ 0x0035, 0x0000 }, /* R53 - Line Mixer (2) */
{ 0x0036, 0x0000 }, /* R54 - Speaker Mixer */
{ 0x0037, 0x0000 }, /* R55 - Additional Control */
{ 0x0038, 0x0000 }, /* R56 - AntiPOP (1) */
{ 0x0039, 0x0000 }, /* R57 - AntiPOP (2) */
{ 0x003B, 0x000D }, /* R59 - LDO 1 */
{ 0x003C, 0x0003 }, /* R60 - LDO 2 */
{ 0x003D, 0x0039 }, /* R61 - MICBIAS1 */
{ 0x003E, 0x0039 }, /* R62 - MICBIAS2 */
{ 0x004C, 0x1F25 }, /* R76 - Charge Pump (1) */
{ 0x004D, 0xAB19 }, /* R77 - Charge Pump (2) */
{ 0x0051, 0x0004 }, /* R81 - Class W (1) */
{ 0x0055, 0x054A }, /* R85 - DC Servo (2) */
{ 0x0059, 0x0000 }, /* R89 - DC Servo (4) */
{ 0x0060, 0x0000 }, /* R96 - Analogue HP (1) */
{ 0x00C5, 0x0000 }, /* R197 - Class D Test (5) */
{ 0x00D0, 0x7600 }, /* R208 - Mic Detect 1 */
{ 0x00D1, 0x007F }, /* R209 - Mic Detect 2 */
{ 0x0101, 0x8004 }, /* R257 - Control Interface */
{ 0x0200, 0x0000 }, /* R512 - AIF1 Clocking (1) */
{ 0x0201, 0x0000 }, /* R513 - AIF1 Clocking (2) */
{ 0x0204, 0x0000 }, /* R516 - AIF2 Clocking (1) */
{ 0x0205, 0x0000 }, /* R517 - AIF2 Clocking (2) */
{ 0x0208, 0x0000 }, /* R520 - Clocking (1) */
{ 0x0209, 0x0000 }, /* R521 - Clocking (2) */
{ 0x0210, 0x0083 }, /* R528 - AIF1 Rate */
{ 0x0211, 0x0083 }, /* R529 - AIF2 Rate */
{ 0x0220, 0x0000 }, /* R544 - FLL1 Control (1) */
{ 0x0221, 0x0000 }, /* R545 - FLL1 Control (2) */
{ 0x0222, 0x0000 }, /* R546 - FLL1 Control (3) */
{ 0x0223, 0x0000 }, /* R547 - FLL1 Control (4) */
{ 0x0224, 0x0C80 }, /* R548 - FLL1 Control (5) */
{ 0x0226, 0x0000 }, /* R550 - FLL1 EFS 1 */
{ 0x0227, 0x0006 }, /* R551 - FLL1 EFS 2 */
{ 0x0240, 0x0000 }, /* R576 - FLL2Control (1) */
{ 0x0241, 0x0000 }, /* R577 - FLL2Control (2) */
{ 0x0242, 0x0000 }, /* R578 - FLL2Control (3) */
{ 0x0243, 0x0000 }, /* R579 - FLL2 Control (4) */
{ 0x0244, 0x0C80 }, /* R580 - FLL2Control (5) */
{ 0x0246, 0x0000 }, /* R582 - FLL2 EFS 1 */
{ 0x0247, 0x0006 }, /* R583 - FLL2 EFS 2 */
{ 0x0300, 0x4050 }, /* R768 - AIF1 Control (1) */
{ 0x0301, 0x4000 }, /* R769 - AIF1 Control (2) */
{ 0x0302, 0x0000 }, /* R770 - AIF1 Master/Slave */
{ 0x0303, 0x0040 }, /* R771 - AIF1 BCLK */
{ 0x0304, 0x0040 }, /* R772 - AIF1ADC LRCLK */
{ 0x0305, 0x0040 }, /* R773 - AIF1DAC LRCLK */
{ 0x0306, 0x0004 }, /* R774 - AIF1DAC Data */
{ 0x0307, 0x0100 }, /* R775 - AIF1ADC Data */
{ 0x0310, 0x4050 }, /* R784 - AIF2 Control (1) */
{ 0x0311, 0x4000 }, /* R785 - AIF2 Control (2) */
{ 0x0312, 0x0000 }, /* R786 - AIF2 Master/Slave */
{ 0x0313, 0x0040 }, /* R787 - AIF2 BCLK */
{ 0x0314, 0x0040 }, /* R788 - AIF2ADC LRCLK */
{ 0x0315, 0x0040 }, /* R789 - AIF2DAC LRCLK */
{ 0x0316, 0x0000 }, /* R790 - AIF2DAC Data */
{ 0x0317, 0x0000 }, /* R791 - AIF2ADC Data */
{ 0x0318, 0x0003 }, /* R792 - AIF2TX Control */
{ 0x0320, 0x0040 }, /* R800 - AIF3 Control (1) */
{ 0x0321, 0x0000 }, /* R801 - AIF3 Control (2) */
{ 0x0322, 0x0000 }, /* R802 - AIF3DAC Data */
{ 0x0323, 0x0000 }, /* R803 - AIF3ADC Data */
{ 0x0400, 0x00C0 }, /* R1024 - AIF1 ADC1 Left Volume */
{ 0x0401, 0x00C0 }, /* R1025 - AIF1 ADC1 Right Volume */
{ 0x0402, 0x00C0 }, /* R1026 - AIF1 DAC1 Left Volume */
{ 0x0403, 0x00C0 }, /* R1027 - AIF1 DAC1 Right Volume */
{ 0x0410, 0x0000 }, /* R1040 - AIF1 ADC1 Filters */
{ 0x0420, 0x0200 }, /* R1056 - AIF1 DAC1 Filters (1) */
{ 0x0421, 0x0010 }, /* R1057 - AIF1 DAC1 Filters (2) */
{ 0x0430, 0x0068 }, /* R1072 - AIF1 DAC1 Noise Gate */
{ 0x0440, 0x0098 }, /* R1088 - AIF1 DRC1 (1) */
{ 0x0441, 0x0845 }, /* R1089 - AIF1 DRC1 (2) */
{ 0x0442, 0x0000 }, /* R1090 - AIF1 DRC1 (3) */
{ 0x0443, 0x0000 }, /* R1091 - AIF1 DRC1 (4) */
{ 0x0444, 0x0000 }, /* R1092 - AIF1 DRC1 (5) */
{ 0x0480, 0x6318 }, /* R1152 - AIF1 DAC1 EQ Gains (1) */
{ 0x0481, 0x6300 }, /* R1153 - AIF1 DAC1 EQ Gains (2) */
{ 0x0482, 0x0FCA }, /* R1154 - AIF1 DAC1 EQ Band 1 A */
{ 0x0483, 0x0400 }, /* R1155 - AIF1 DAC1 EQ Band 1 B */
{ 0x0484, 0x00D8 }, /* R1156 - AIF1 DAC1 EQ Band 1 PG */
{ 0x0485, 0x1EB5 }, /* R1157 - AIF1 DAC1 EQ Band 2 A */
{ 0x0486, 0xF145 }, /* R1158 - AIF1 DAC1 EQ Band 2 B */
{ 0x0487, 0x0B75 }, /* R1159 - AIF1 DAC1 EQ Band 2 C */
{ 0x0488, 0x01C5 }, /* R1160 - AIF1 DAC1 EQ Band 2 PG */
{ 0x0489, 0x1C58 }, /* R1161 - AIF1 DAC1 EQ Band 3 A */
{ 0x048A, 0xF373 }, /* R1162 - AIF1 DAC1 EQ Band 3 B */
{ 0x048B, 0x0A54 }, /* R1163 - AIF1 DAC1 EQ Band 3 C */
{ 0x048C, 0x0558 }, /* R1164 - AIF1 DAC1 EQ Band 3 PG */
{ 0x048D, 0x168E }, /* R1165 - AIF1 DAC1 EQ Band 4 A */
{ 0x048E, 0xF829 }, /* R1166 - AIF1 DAC1 EQ Band 4 B */
{ 0x048F, 0x07AD }, /* R1167 - AIF1 DAC1 EQ Band 4 C */
{ 0x0490, 0x1103 }, /* R1168 - AIF1 DAC1 EQ Band 4 PG */
{ 0x0491, 0x0564 }, /* R1169 - AIF1 DAC1 EQ Band 5 A */
{ 0x0492, 0x0559 }, /* R1170 - AIF1 DAC1 EQ Band 5 B */
{ 0x0493, 0x4000 }, /* R1171 - AIF1 DAC1 EQ Band 5 PG */
{ 0x0494, 0x0000 }, /* R1172 - AIF1 DAC1 EQ Band 1 C */
{ 0x0500, 0x00C0 }, /* R1280 - AIF2 ADC Left Volume */
{ 0x0501, 0x00C0 }, /* R1281 - AIF2 ADC Right Volume */
{ 0x0502, 0x00C0 }, /* R1282 - AIF2 DAC Left Volume */
{ 0x0503, 0x00C0 }, /* R1283 - AIF2 DAC Right Volume */
{ 0x0510, 0x0000 }, /* R1296 - AIF2 ADC Filters */
{ 0x0520, 0x0200 }, /* R1312 - AIF2 DAC Filters (1) */
{ 0x0521, 0x0010 }, /* R1313 - AIF2 DAC Filters (2) */
{ 0x0530, 0x0068 }, /* R1328 - AIF2 DAC Noise Gate */
{ 0x0540, 0x0098 }, /* R1344 - AIF2 DRC (1) */
{ 0x0541, 0x0845 }, /* R1345 - AIF2 DRC (2) */
{ 0x0542, 0x0000 }, /* R1346 - AIF2 DRC (3) */
{ 0x0543, 0x0000 }, /* R1347 - AIF2 DRC (4) */
{ 0x0544, 0x0000 }, /* R1348 - AIF2 DRC (5) */
{ 0x0580, 0x6318 }, /* R1408 - AIF2 EQ Gains (1) */
{ 0x0581, 0x6300 }, /* R1409 - AIF2 EQ Gains (2) */
{ 0x0582, 0x0FCA }, /* R1410 - AIF2 EQ Band 1 A */
{ 0x0583, 0x0400 }, /* R1411 - AIF2 EQ Band 1 B */
{ 0x0584, 0x00D8 }, /* R1412 - AIF2 EQ Band 1 PG */
{ 0x0585, 0x1EB5 }, /* R1413 - AIF2 EQ Band 2 A */
{ 0x0586, 0xF145 }, /* R1414 - AIF2 EQ Band 2 B */
{ 0x0587, 0x0B75 }, /* R1415 - AIF2 EQ Band 2 C */
{ 0x0588, 0x01C5 }, /* R1416 - AIF2 EQ Band 2 PG */
{ 0x0589, 0x1C58 }, /* R1417 - AIF2 EQ Band 3 A */
{ 0x058A, 0xF373 }, /* R1418 - AIF2 EQ Band 3 B */
{ 0x058B, 0x0A54 }, /* R1419 - AIF2 EQ Band 3 C */
{ 0x058C, 0x0558 }, /* R1420 - AIF2 EQ Band 3 PG */
{ 0x058D, 0x168E }, /* R1421 - AIF2 EQ Band 4 A */
{ 0x058E, 0xF829 }, /* R1422 - AIF2 EQ Band 4 B */
{ 0x058F, 0x07AD }, /* R1423 - AIF2 EQ Band 4 C */
{ 0x0590, 0x1103 }, /* R1424 - AIF2 EQ Band 4 PG */
{ 0x0591, 0x0564 }, /* R1425 - AIF2 EQ Band 5 A */
{ 0x0592, 0x0559 }, /* R1426 - AIF2 EQ Band 5 B */
{ 0x0593, 0x4000 }, /* R1427 - AIF2 EQ Band 5 PG */
{ 0x0594, 0x0000 }, /* R1428 - AIF2 EQ Band 1 C */
{ 0x0600, 0x0000 }, /* R1536 - DAC1 Mixer Volumes */
{ 0x0601, 0x0000 }, /* R1537 - DAC1 Left Mixer Routing */
{ 0x0602, 0x0000 }, /* R1538 - DAC1 Right Mixer Routing */
{ 0x0603, 0x0000 }, /* R1539 - AIF2ADC Mixer Volumes */
{ 0x0604, 0x0000 }, /* R1540 - AIF2ADC Left Mixer Routing */
{ 0x0605, 0x0000 }, /* R1541 - AIF2ADC Right Mixer Routing */
{ 0x0606, 0x0000 }, /* R1542 - AIF1 ADC1 Left Mixer Routing */
{ 0x0607, 0x0000 }, /* R1543 - AIF1 ADC1 Right Mixer Routing */
{ 0x0610, 0x02C0 }, /* R1552 - DAC1 Left Volume */
{ 0x0611, 0x02C0 }, /* R1553 - DAC1 Right Volume */
{ 0x0612, 0x02C0 }, /* R1554 - AIF2TX Left Volume */
{ 0x0613, 0x02C0 }, /* R1555 - AIF2TX Right Volume */
{ 0x0614, 0x0000 }, /* R1556 - DAC Softmute */
{ 0x0620, 0x0002 }, /* R1568 - Oversampling */
{ 0x0621, 0x0000 }, /* R1569 - Sidetone */
{ 0x0700, 0x8100 }, /* R1792 - GPIO 1 */
{ 0x0701, 0xA101 }, /* R1793 - Pull Control (MCLK2) */
{ 0x0702, 0xA101 }, /* R1794 - Pull Control (BCLK2) */
{ 0x0703, 0xA101 }, /* R1795 - Pull Control (DACLRCLK2) */
{ 0x0704, 0xA101 }, /* R1796 - Pull Control (DACDAT2) */
{ 0x0707, 0xA101 }, /* R1799 - GPIO 8 */
{ 0x0708, 0xA101 }, /* R1800 - GPIO 9 */
{ 0x0709, 0xA101 }, /* R1801 - GPIO 10 */
{ 0x070A, 0xA101 }, /* R1802 - GPIO 11 */
{ 0x0720, 0x0000 }, /* R1824 - Pull Control (1) */
{ 0x0721, 0x0156 }, /* R1825 - Pull Control (2) */
{ 0x0732, 0x0000 }, /* R1842 - Interrupt Raw Status 2 */
{ 0x0738, 0x07FF }, /* R1848 - Interrupt Status 1 Mask */
{ 0x0739, 0xDFEF }, /* R1849 - Interrupt Status 2 Mask */
{ 0x0740, 0x0000 }, /* R1856 - Interrupt Control */
{ 0x0748, 0x003F }, /* R1864 - IRQ Debounce */
};
static struct reg_default wm8994_defaults[] = {
{ 0x0001, 0x0000 }, /* R1 - Power Management (1) */
{ 0x0002, 0x6000 }, /* R2 - Power Management (2) */
{ 0x0003, 0x0000 }, /* R3 - Power Management (3) */
{ 0x0004, 0x0000 }, /* R4 - Power Management (4) */
{ 0x0005, 0x0000 }, /* R5 - Power Management (5) */
{ 0x0006, 0x0000 }, /* R6 - Power Management (6) */
{ 0x0015, 0x0000 }, /* R21 - Input Mixer (1) */
{ 0x0018, 0x008B }, /* R24 - Left Line Input 1&2 Volume */
{ 0x0019, 0x008B }, /* R25 - Left Line Input 3&4 Volume */
{ 0x001A, 0x008B }, /* R26 - Right Line Input 1&2 Volume */
{ 0x001B, 0x008B }, /* R27 - Right Line Input 3&4 Volume */
{ 0x001C, 0x006D }, /* R28 - Left Output Volume */
{ 0x001D, 0x006D }, /* R29 - Right Output Volume */
{ 0x001E, 0x0066 }, /* R30 - Line Outputs Volume */
{ 0x001F, 0x0020 }, /* R31 - HPOUT2 Volume */
{ 0x0020, 0x0079 }, /* R32 - Left OPGA Volume */
{ 0x0021, 0x0079 }, /* R33 - Right OPGA Volume */
{ 0x0022, 0x0003 }, /* R34 - SPKMIXL Attenuation */
{ 0x0023, 0x0003 }, /* R35 - SPKMIXR Attenuation */
{ 0x0024, 0x0011 }, /* R36 - SPKOUT Mixers */
{ 0x0025, 0x0140 }, /* R37 - ClassD */
{ 0x0026, 0x0079 }, /* R38 - Speaker Volume Left */
{ 0x0027, 0x0079 }, /* R39 - Speaker Volume Right */
{ 0x0028, 0x0000 }, /* R40 - Input Mixer (2) */
{ 0x0029, 0x0000 }, /* R41 - Input Mixer (3) */
{ 0x002A, 0x0000 }, /* R42 - Input Mixer (4) */
{ 0x002B, 0x0000 }, /* R43 - Input Mixer (5) */
{ 0x002C, 0x0000 }, /* R44 - Input Mixer (6) */
{ 0x002D, 0x0000 }, /* R45 - Output Mixer (1) */
{ 0x002E, 0x0000 }, /* R46 - Output Mixer (2) */
{ 0x002F, 0x0000 }, /* R47 - Output Mixer (3) */
{ 0x0030, 0x0000 }, /* R48 - Output Mixer (4) */
{ 0x0031, 0x0000 }, /* R49 - Output Mixer (5) */
{ 0x0032, 0x0000 }, /* R50 - Output Mixer (6) */
{ 0x0033, 0x0000 }, /* R51 - HPOUT2 Mixer */
{ 0x0034, 0x0000 }, /* R52 - Line Mixer (1) */
{ 0x0035, 0x0000 }, /* R53 - Line Mixer (2) */
{ 0x0036, 0x0000 }, /* R54 - Speaker Mixer */
{ 0x0037, 0x0000 }, /* R55 - Additional Control */
{ 0x0038, 0x0000 }, /* R56 - AntiPOP (1) */
{ 0x0039, 0x0000 }, /* R57 - AntiPOP (2) */
{ 0x003A, 0x0000 }, /* R58 - MICBIAS */
{ 0x003B, 0x000D }, /* R59 - LDO 1 */
{ 0x003C, 0x0003 }, /* R60 - LDO 2 */
{ 0x004C, 0x1F25 }, /* R76 - Charge Pump (1) */
{ 0x0051, 0x0004 }, /* R81 - Class W (1) */
{ 0x0055, 0x054A }, /* R85 - DC Servo (2) */
{ 0x0057, 0x0000 }, /* R87 - DC Servo (4) */
{ 0x0060, 0x0000 }, /* R96 - Analogue HP (1) */
{ 0x0101, 0x8004 }, /* R257 - Control Interface */
{ 0x0110, 0x0000 }, /* R272 - Write Sequencer Ctrl (1) */
{ 0x0111, 0x0000 }, /* R273 - Write Sequencer Ctrl (2) */
{ 0x0200, 0x0000 }, /* R512 - AIF1 Clocking (1) */
{ 0x0201, 0x0000 }, /* R513 - AIF1 Clocking (2) */
{ 0x0204, 0x0000 }, /* R516 - AIF2 Clocking (1) */
{ 0x0205, 0x0000 }, /* R517 - AIF2 Clocking (2) */
{ 0x0208, 0x0000 }, /* R520 - Clocking (1) */
{ 0x0209, 0x0000 }, /* R521 - Clocking (2) */
{ 0x0210, 0x0083 }, /* R528 - AIF1 Rate */
{ 0x0211, 0x0083 }, /* R529 - AIF2 Rate */
{ 0x0220, 0x0000 }, /* R544 - FLL1 Control (1) */
{ 0x0221, 0x0000 }, /* R545 - FLL1 Control (2) */
{ 0x0222, 0x0000 }, /* R546 - FLL1 Control (3) */
{ 0x0223, 0x0000 }, /* R547 - FLL1 Control (4) */
{ 0x0224, 0x0C80 }, /* R548 - FLL1 Control (5) */
{ 0x0240, 0x0000 }, /* R576 - FLL2 Control (1) */
{ 0x0241, 0x0000 }, /* R577 - FLL2 Control (2) */
{ 0x0242, 0x0000 }, /* R578 - FLL2 Control (3) */
{ 0x0243, 0x0000 }, /* R579 - FLL2 Control (4) */
{ 0x0244, 0x0C80 }, /* R580 - FLL2 Control (5) */
{ 0x0300, 0x4050 }, /* R768 - AIF1 Control (1) */
{ 0x0301, 0x4000 }, /* R769 - AIF1 Control (2) */
{ 0x0302, 0x0000 }, /* R770 - AIF1 Master/Slave */
{ 0x0303, 0x0040 }, /* R771 - AIF1 BCLK */
{ 0x0304, 0x0040 }, /* R772 - AIF1ADC LRCLK */
{ 0x0305, 0x0040 }, /* R773 - AIF1DAC LRCLK */
{ 0x0306, 0x0004 }, /* R774 - AIF1DAC Data */
{ 0x0307, 0x0100 }, /* R775 - AIF1ADC Data */
{ 0x0310, 0x4050 }, /* R784 - AIF2 Control (1) */
{ 0x0311, 0x4000 }, /* R785 - AIF2 Control (2) */
{ 0x0312, 0x0000 }, /* R786 - AIF2 Master/Slave */
{ 0x0313, 0x0040 }, /* R787 - AIF2 BCLK */
{ 0x0314, 0x0040 }, /* R788 - AIF2ADC LRCLK */
{ 0x0315, 0x0040 }, /* R789 - AIF2DAC LRCLK */
{ 0x0316, 0x0000 }, /* R790 - AIF2DAC Data */
{ 0x0317, 0x0000 }, /* R791 - AIF2ADC Data */
{ 0x0400, 0x00C0 }, /* R1024 - AIF1 ADC1 Left Volume */
{ 0x0401, 0x00C0 }, /* R1025 - AIF1 ADC1 Right Volume */
{ 0x0402, 0x00C0 }, /* R1026 - AIF1 DAC1 Left Volume */
{ 0x0403, 0x00C0 }, /* R1027 - AIF1 DAC1 Right Volume */
{ 0x0404, 0x00C0 }, /* R1028 - AIF1 ADC2 Left Volume */
{ 0x0405, 0x00C0 }, /* R1029 - AIF1 ADC2 Right Volume */
{ 0x0406, 0x00C0 }, /* R1030 - AIF1 DAC2 Left Volume */
{ 0x0407, 0x00C0 }, /* R1031 - AIF1 DAC2 Right Volume */
{ 0x0410, 0x0000 }, /* R1040 - AIF1 ADC1 Filters */
{ 0x0411, 0x0000 }, /* R1041 - AIF1 ADC2 Filters */
{ 0x0420, 0x0200 }, /* R1056 - AIF1 DAC1 Filters (1) */
{ 0x0421, 0x0010 }, /* R1057 - AIF1 DAC1 Filters (2) */
{ 0x0422, 0x0200 }, /* R1058 - AIF1 DAC2 Filters (1) */
{ 0x0423, 0x0010 }, /* R1059 - AIF1 DAC2 Filters (2) */
{ 0x0440, 0x0098 }, /* R1088 - AIF1 DRC1 (1) */
{ 0x0441, 0x0845 }, /* R1089 - AIF1 DRC1 (2) */
{ 0x0442, 0x0000 }, /* R1090 - AIF1 DRC1 (3) */
{ 0x0443, 0x0000 }, /* R1091 - AIF1 DRC1 (4) */
{ 0x0444, 0x0000 }, /* R1092 - AIF1 DRC1 (5) */
{ 0x0450, 0x0098 }, /* R1104 - AIF1 DRC2 (1) */
{ 0x0451, 0x0845 }, /* R1105 - AIF1 DRC2 (2) */
{ 0x0452, 0x0000 }, /* R1106 - AIF1 DRC2 (3) */
{ 0x0453, 0x0000 }, /* R1107 - AIF1 DRC2 (4) */
{ 0x0454, 0x0000 }, /* R1108 - AIF1 DRC2 (5) */
{ 0x0480, 0x6318 }, /* R1152 - AIF1 DAC1 EQ Gains (1) */
{ 0x0481, 0x6300 }, /* R1153 - AIF1 DAC1 EQ Gains (2) */
{ 0x0482, 0x0FCA }, /* R1154 - AIF1 DAC1 EQ Band 1 A */
{ 0x0483, 0x0400 }, /* R1155 - AIF1 DAC1 EQ Band 1 B */
{ 0x0484, 0x00D8 }, /* R1156 - AIF1 DAC1 EQ Band 1 PG */
{ 0x0485, 0x1EB5 }, /* R1157 - AIF1 DAC1 EQ Band 2 A */
{ 0x0486, 0xF145 }, /* R1158 - AIF1 DAC1 EQ Band 2 B */
{ 0x0487, 0x0B75 }, /* R1159 - AIF1 DAC1 EQ Band 2 C */
{ 0x0488, 0x01C5 }, /* R1160 - AIF1 DAC1 EQ Band 2 PG */
{ 0x0489, 0x1C58 }, /* R1161 - AIF1 DAC1 EQ Band 3 A */
{ 0x048A, 0xF373 }, /* R1162 - AIF1 DAC1 EQ Band 3 B */
{ 0x048B, 0x0A54 }, /* R1163 - AIF1 DAC1 EQ Band 3 C */
{ 0x048C, 0x0558 }, /* R1164 - AIF1 DAC1 EQ Band 3 PG */
{ 0x048D, 0x168E }, /* R1165 - AIF1 DAC1 EQ Band 4 A */
{ 0x048E, 0xF829 }, /* R1166 - AIF1 DAC1 EQ Band 4 B */
{ 0x048F, 0x07AD }, /* R1167 - AIF1 DAC1 EQ Band 4 C */
{ 0x0490, 0x1103 }, /* R1168 - AIF1 DAC1 EQ Band 4 PG */
{ 0x0491, 0x0564 }, /* R1169 - AIF1 DAC1 EQ Band 5 A */
{ 0x0492, 0x0559 }, /* R1170 - AIF1 DAC1 EQ Band 5 B */
{ 0x0493, 0x4000 }, /* R1171 - AIF1 DAC1 EQ Band 5 PG */
{ 0x04A0, 0x6318 }, /* R1184 - AIF1 DAC2 EQ Gains (1) */
{ 0x04A1, 0x6300 }, /* R1185 - AIF1 DAC2 EQ Gains (2) */
{ 0x04A2, 0x0FCA }, /* R1186 - AIF1 DAC2 EQ Band 1 A */
{ 0x04A3, 0x0400 }, /* R1187 - AIF1 DAC2 EQ Band 1 B */
{ 0x04A4, 0x00D8 }, /* R1188 - AIF1 DAC2 EQ Band 1 PG */
{ 0x04A5, 0x1EB5 }, /* R1189 - AIF1 DAC2 EQ Band 2 A */
{ 0x04A6, 0xF145 }, /* R1190 - AIF1 DAC2 EQ Band 2 B */
{ 0x04A7, 0x0B75 }, /* R1191 - AIF1 DAC2 EQ Band 2 C */
{ 0x04A8, 0x01C5 }, /* R1192 - AIF1 DAC2 EQ Band 2 PG */
{ 0x04A9, 0x1C58 }, /* R1193 - AIF1 DAC2 EQ Band 3 A */
{ 0x04AA, 0xF373 }, /* R1194 - AIF1 DAC2 EQ Band 3 B */
{ 0x04AB, 0x0A54 }, /* R1195 - AIF1 DAC2 EQ Band 3 C */
{ 0x04AC, 0x0558 }, /* R1196 - AIF1 DAC2 EQ Band 3 PG */
{ 0x04AD, 0x168E }, /* R1197 - AIF1 DAC2 EQ Band 4 A */
{ 0x04AE, 0xF829 }, /* R1198 - AIF1 DAC2 EQ Band 4 B */
{ 0x04AF, 0x07AD }, /* R1199 - AIF1 DAC2 EQ Band 4 C */
{ 0x04B0, 0x1103 }, /* R1200 - AIF1 DAC2 EQ Band 4 PG */
{ 0x04B1, 0x0564 }, /* R1201 - AIF1 DAC2 EQ Band 5 A */
{ 0x04B2, 0x0559 }, /* R1202 - AIF1 DAC2 EQ Band 5 B */
{ 0x04B3, 0x4000 }, /* R1203 - AIF1 DAC2 EQ Band 5 PG */
{ 0x0500, 0x00C0 }, /* R1280 - AIF2 ADC Left Volume */
{ 0x0501, 0x00C0 }, /* R1281 - AIF2 ADC Right Volume */
{ 0x0502, 0x00C0 }, /* R1282 - AIF2 DAC Left Volume */
{ 0x0503, 0x00C0 }, /* R1283 - AIF2 DAC Right Volume */
{ 0x0510, 0x0000 }, /* R1296 - AIF2 ADC Filters */
{ 0x0520, 0x0200 }, /* R1312 - AIF2 DAC Filters (1) */
{ 0x0521, 0x0010 }, /* R1313 - AIF2 DAC Filters (2) */
{ 0x0540, 0x0098 }, /* R1344 - AIF2 DRC (1) */
{ 0x0541, 0x0845 }, /* R1345 - AIF2 DRC (2) */
{ 0x0542, 0x0000 }, /* R1346 - AIF2 DRC (3) */
{ 0x0543, 0x0000 }, /* R1347 - AIF2 DRC (4) */
{ 0x0544, 0x0000 }, /* R1348 - AIF2 DRC (5) */
{ 0x0580, 0x6318 }, /* R1408 - AIF2 EQ Gains (1) */
{ 0x0581, 0x6300 }, /* R1409 - AIF2 EQ Gains (2) */
{ 0x0582, 0x0FCA }, /* R1410 - AIF2 EQ Band 1 A */
{ 0x0583, 0x0400 }, /* R1411 - AIF2 EQ Band 1 B */
{ 0x0584, 0x00D8 }, /* R1412 - AIF2 EQ Band 1 PG */
{ 0x0585, 0x1EB5 }, /* R1413 - AIF2 EQ Band 2 A */
{ 0x0586, 0xF145 }, /* R1414 - AIF2 EQ Band 2 B */
{ 0x0587, 0x0B75 }, /* R1415 - AIF2 EQ Band 2 C */
{ 0x0588, 0x01C5 }, /* R1416 - AIF2 EQ Band 2 PG */
{ 0x0589, 0x1C58 }, /* R1417 - AIF2 EQ Band 3 A */
{ 0x058A, 0xF373 }, /* R1418 - AIF2 EQ Band 3 B */
{ 0x058B, 0x0A54 }, /* R1419 - AIF2 EQ Band 3 C */
{ 0x058C, 0x0558 }, /* R1420 - AIF2 EQ Band 3 PG */
{ 0x058D, 0x168E }, /* R1421 - AIF2 EQ Band 4 A */
{ 0x058E, 0xF829 }, /* R1422 - AIF2 EQ Band 4 B */
{ 0x058F, 0x07AD }, /* R1423 - AIF2 EQ Band 4 C */
{ 0x0590, 0x1103 }, /* R1424 - AIF2 EQ Band 4 PG */
{ 0x0591, 0x0564 }, /* R1425 - AIF2 EQ Band 5 A */
{ 0x0592, 0x0559 }, /* R1426 - AIF2 EQ Band 5 B */
{ 0x0593, 0x4000 }, /* R1427 - AIF2 EQ Band 5 PG */
{ 0x0600, 0x0000 }, /* R1536 - DAC1 Mixer Volumes */
{ 0x0601, 0x0000 }, /* R1537 - DAC1 Left Mixer Routing */
{ 0x0602, 0x0000 }, /* R1538 - DAC1 Right Mixer Routing */
{ 0x0603, 0x0000 }, /* R1539 - DAC2 Mixer Volumes */
{ 0x0604, 0x0000 }, /* R1540 - DAC2 Left Mixer Routing */
{ 0x0605, 0x0000 }, /* R1541 - DAC2 Right Mixer Routing */
{ 0x0606, 0x0000 }, /* R1542 - AIF1 ADC1 Left Mixer Routing */
{ 0x0607, 0x0000 }, /* R1543 - AIF1 ADC1 Right Mixer Routing */
{ 0x0608, 0x0000 }, /* R1544 - AIF1 ADC2 Left Mixer Routing */
{ 0x0609, 0x0000 }, /* R1545 - AIF1 ADC2 Right mixer Routing */
{ 0x0610, 0x02C0 }, /* R1552 - DAC1 Left Volume */
{ 0x0611, 0x02C0 }, /* R1553 - DAC1 Right Volume */
{ 0x0612, 0x02C0 }, /* R1554 - DAC2 Left Volume */
{ 0x0613, 0x02C0 }, /* R1555 - DAC2 Right Volume */
{ 0x0614, 0x0000 }, /* R1556 - DAC Softmute */
{ 0x0620, 0x0002 }, /* R1568 - Oversampling */
{ 0x0621, 0x0000 }, /* R1569 - Sidetone */
{ 0x0700, 0x8100 }, /* R1792 - GPIO 1 */
{ 0x0701, 0xA101 }, /* R1793 - GPIO 2 */
{ 0x0702, 0xA101 }, /* R1794 - GPIO 3 */
{ 0x0703, 0xA101 }, /* R1795 - GPIO 4 */
{ 0x0704, 0xA101 }, /* R1796 - GPIO 5 */
{ 0x0705, 0xA101 }, /* R1797 - GPIO 6 */
{ 0x0706, 0xA101 }, /* R1798 - GPIO 7 */
{ 0x0707, 0xA101 }, /* R1799 - GPIO 8 */
{ 0x0708, 0xA101 }, /* R1800 - GPIO 9 */
{ 0x0709, 0xA101 }, /* R1801 - GPIO 10 */
{ 0x070A, 0xA101 }, /* R1802 - GPIO 11 */
{ 0x0720, 0x0000 }, /* R1824 - Pull Control (1) */
{ 0x0721, 0x0156 }, /* R1825 - Pull Control (2) */
{ 0x0738, 0x07FF }, /* R1848 - Interrupt Status 1 Mask */
{ 0x0739, 0xFFFF }, /* R1849 - Interrupt Status 2 Mask */
{ 0x0740, 0x0000 }, /* R1856 - Interrupt Control */
{ 0x0748, 0x003F }, /* R1864 - IRQ Debounce */
};
static struct reg_default wm8958_defaults[] = {
{ 0x0001, 0x0000 }, /* R1 - Power Management (1) */
{ 0x0002, 0x6000 }, /* R2 - Power Management (2) */
{ 0x0003, 0x0000 }, /* R3 - Power Management (3) */
{ 0x0004, 0x0000 }, /* R4 - Power Management (4) */
{ 0x0005, 0x0000 }, /* R5 - Power Management (5) */
{ 0x0006, 0x0000 }, /* R6 - Power Management (6) */
{ 0x0015, 0x0000 }, /* R21 - Input Mixer (1) */
{ 0x0018, 0x008B }, /* R24 - Left Line Input 1&2 Volume */
{ 0x0019, 0x008B }, /* R25 - Left Line Input 3&4 Volume */
{ 0x001A, 0x008B }, /* R26 - Right Line Input 1&2 Volume */
{ 0x001B, 0x008B }, /* R27 - Right Line Input 3&4 Volume */
{ 0x001C, 0x006D }, /* R28 - Left Output Volume */
{ 0x001D, 0x006D }, /* R29 - Right Output Volume */
{ 0x001E, 0x0066 }, /* R30 - Line Outputs Volume */
{ 0x001F, 0x0020 }, /* R31 - HPOUT2 Volume */
{ 0x0020, 0x0079 }, /* R32 - Left OPGA Volume */
{ 0x0021, 0x0079 }, /* R33 - Right OPGA Volume */
{ 0x0022, 0x0003 }, /* R34 - SPKMIXL Attenuation */
{ 0x0023, 0x0003 }, /* R35 - SPKMIXR Attenuation */
{ 0x0024, 0x0011 }, /* R36 - SPKOUT Mixers */
{ 0x0025, 0x0140 }, /* R37 - ClassD */
{ 0x0026, 0x0079 }, /* R38 - Speaker Volume Left */
{ 0x0027, 0x0079 }, /* R39 - Speaker Volume Right */
{ 0x0028, 0x0000 }, /* R40 - Input Mixer (2) */
{ 0x0029, 0x0000 }, /* R41 - Input Mixer (3) */
{ 0x002A, 0x0000 }, /* R42 - Input Mixer (4) */
{ 0x002B, 0x0000 }, /* R43 - Input Mixer (5) */
{ 0x002C, 0x0000 }, /* R44 - Input Mixer (6) */
{ 0x002D, 0x0000 }, /* R45 - Output Mixer (1) */
{ 0x002E, 0x0000 }, /* R46 - Output Mixer (2) */
{ 0x002F, 0x0000 }, /* R47 - Output Mixer (3) */
{ 0x0030, 0x0000 }, /* R48 - Output Mixer (4) */
{ 0x0031, 0x0000 }, /* R49 - Output Mixer (5) */
{ 0x0032, 0x0000 }, /* R50 - Output Mixer (6) */
{ 0x0033, 0x0000 }, /* R51 - HPOUT2 Mixer */
{ 0x0034, 0x0000 }, /* R52 - Line Mixer (1) */
{ 0x0035, 0x0000 }, /* R53 - Line Mixer (2) */
{ 0x0036, 0x0000 }, /* R54 - Speaker Mixer */
{ 0x0037, 0x0000 }, /* R55 - Additional Control */
{ 0x0038, 0x0000 }, /* R56 - AntiPOP (1) */
{ 0x0039, 0x0180 }, /* R57 - AntiPOP (2) */
{ 0x003B, 0x000D }, /* R59 - LDO 1 */
{ 0x003C, 0x0005 }, /* R60 - LDO 2 */
{ 0x003D, 0x0039 }, /* R61 - MICBIAS1 */
{ 0x003E, 0x0039 }, /* R62 - MICBIAS2 */
{ 0x004C, 0x1F25 }, /* R76 - Charge Pump (1) */
{ 0x004D, 0xAB19 }, /* R77 - Charge Pump (2) */
{ 0x0051, 0x0004 }, /* R81 - Class W (1) */
{ 0x0055, 0x054A }, /* R85 - DC Servo (2) */
{ 0x0057, 0x0000 }, /* R87 - DC Servo (4) */
{ 0x0060, 0x0000 }, /* R96 - Analogue HP (1) */
{ 0x00C5, 0x0000 }, /* R197 - Class D Test (5) */
{ 0x00D0, 0x5600 }, /* R208 - Mic Detect 1 */
{ 0x00D1, 0x007F }, /* R209 - Mic Detect 2 */
{ 0x0101, 0x8004 }, /* R257 - Control Interface */
{ 0x0110, 0x0000 }, /* R272 - Write Sequencer Ctrl (1) */
{ 0x0111, 0x0000 }, /* R273 - Write Sequencer Ctrl (2) */
{ 0x0200, 0x0000 }, /* R512 - AIF1 Clocking (1) */
{ 0x0201, 0x0000 }, /* R513 - AIF1 Clocking (2) */
{ 0x0204, 0x0000 }, /* R516 - AIF2 Clocking (1) */
{ 0x0205, 0x0000 }, /* R517 - AIF2 Clocking (2) */
{ 0x0208, 0x0000 }, /* R520 - Clocking (1) */
{ 0x0209, 0x0000 }, /* R521 - Clocking (2) */
{ 0x0210, 0x0083 }, /* R528 - AIF1 Rate */
{ 0x0211, 0x0083 }, /* R529 - AIF2 Rate */
{ 0x0220, 0x0000 }, /* R544 - FLL1 Control (1) */
{ 0x0221, 0x0000 }, /* R545 - FLL1 Control (2) */
{ 0x0222, 0x0000 }, /* R546 - FLL1 Control (3) */
{ 0x0223, 0x0000 }, /* R547 - FLL1 Control (4) */
{ 0x0224, 0x0C80 }, /* R548 - FLL1 Control (5) */
{ 0x0226, 0x0000 }, /* R550 - FLL1 EFS 1 */
{ 0x0227, 0x0006 }, /* R551 - FLL1 EFS 2 */
{ 0x0240, 0x0000 }, /* R576 - FLL2Control (1) */
{ 0x0241, 0x0000 }, /* R577 - FLL2Control (2) */
{ 0x0242, 0x0000 }, /* R578 - FLL2Control (3) */
{ 0x0243, 0x0000 }, /* R579 - FLL2 Control (4) */
{ 0x0244, 0x0C80 }, /* R580 - FLL2Control (5) */
{ 0x0246, 0x0000 }, /* R582 - FLL2 EFS 1 */
{ 0x0247, 0x0006 }, /* R583 - FLL2 EFS 2 */
{ 0x0300, 0x4050 }, /* R768 - AIF1 Control (1) */
{ 0x0301, 0x4000 }, /* R769 - AIF1 Control (2) */
{ 0x0302, 0x0000 }, /* R770 - AIF1 Master/Slave */
{ 0x0303, 0x0040 }, /* R771 - AIF1 BCLK */
{ 0x0304, 0x0040 }, /* R772 - AIF1ADC LRCLK */
{ 0x0305, 0x0040 }, /* R773 - AIF1DAC LRCLK */
{ 0x0306, 0x0004 }, /* R774 - AIF1DAC Data */
{ 0x0307, 0x0100 }, /* R775 - AIF1ADC Data */
{ 0x0310, 0x4053 }, /* R784 - AIF2 Control (1) */
{ 0x0311, 0x4000 }, /* R785 - AIF2 Control (2) */
{ 0x0312, 0x0000 }, /* R786 - AIF2 Master/Slave */
{ 0x0313, 0x0040 }, /* R787 - AIF2 BCLK */
{ 0x0314, 0x0040 }, /* R788 - AIF2ADC LRCLK */
{ 0x0315, 0x0040 }, /* R789 - AIF2DAC LRCLK */
{ 0x0316, 0x0000 }, /* R790 - AIF2DAC Data */
{ 0x0317, 0x0000 }, /* R791 - AIF2ADC Data */
{ 0x0320, 0x0040 }, /* R800 - AIF3 Control (1) */
{ 0x0321, 0x0000 }, /* R801 - AIF3 Control (2) */
{ 0x0322, 0x0000 }, /* R802 - AIF3DAC Data */
{ 0x0323, 0x0000 }, /* R803 - AIF3ADC Data */
{ 0x0400, 0x00C0 }, /* R1024 - AIF1 ADC1 Left Volume */
{ 0x0401, 0x00C0 }, /* R1025 - AIF1 ADC1 Right Volume */
{ 0x0402, 0x00C0 }, /* R1026 - AIF1 DAC1 Left Volume */
{ 0x0403, 0x00C0 }, /* R1027 - AIF1 DAC1 Right Volume */
{ 0x0404, 0x00C0 }, /* R1028 - AIF1 ADC2 Left Volume */
{ 0x0405, 0x00C0 }, /* R1029 - AIF1 ADC2 Right Volume */
{ 0x0406, 0x00C0 }, /* R1030 - AIF1 DAC2 Left Volume */
{ 0x0407, 0x00C0 }, /* R1031 - AIF1 DAC2 Right Volume */
{ 0x0410, 0x0000 }, /* R1040 - AIF1 ADC1 Filters */
{ 0x0411, 0x0000 }, /* R1041 - AIF1 ADC2 Filters */
{ 0x0420, 0x0200 }, /* R1056 - AIF1 DAC1 Filters (1) */
{ 0x0421, 0x0010 }, /* R1057 - AIF1 DAC1 Filters (2) */
{ 0x0422, 0x0200 }, /* R1058 - AIF1 DAC2 Filters (1) */
{ 0x0423, 0x0010 }, /* R1059 - AIF1 DAC2 Filters (2) */
{ 0x0430, 0x0068 }, /* R1072 - AIF1 DAC1 Noise Gate */
{ 0x0431, 0x0068 }, /* R1073 - AIF1 DAC2 Noise Gate */
{ 0x0440, 0x0098 }, /* R1088 - AIF1 DRC1 (1) */
{ 0x0441, 0x0845 }, /* R1089 - AIF1 DRC1 (2) */
{ 0x0442, 0x0000 }, /* R1090 - AIF1 DRC1 (3) */
{ 0x0443, 0x0000 }, /* R1091 - AIF1 DRC1 (4) */
{ 0x0444, 0x0000 }, /* R1092 - AIF1 DRC1 (5) */
{ 0x0450, 0x0098 }, /* R1104 - AIF1 DRC2 (1) */
{ 0x0451, 0x0845 }, /* R1105 - AIF1 DRC2 (2) */
{ 0x0452, 0x0000 }, /* R1106 - AIF1 DRC2 (3) */
{ 0x0453, 0x0000 }, /* R1107 - AIF1 DRC2 (4) */
{ 0x0454, 0x0000 }, /* R1108 - AIF1 DRC2 (5) */
{ 0x0480, 0x6318 }, /* R1152 - AIF1 DAC1 EQ Gains (1) */
{ 0x0481, 0x6300 }, /* R1153 - AIF1 DAC1 EQ Gains (2) */
{ 0x0482, 0x0FCA }, /* R1154 - AIF1 DAC1 EQ Band 1 A */
{ 0x0483, 0x0400 }, /* R1155 - AIF1 DAC1 EQ Band 1 B */
{ 0x0484, 0x00D8 }, /* R1156 - AIF1 DAC1 EQ Band 1 PG */
{ 0x0485, 0x1EB5 }, /* R1157 - AIF1 DAC1 EQ Band 2 A */
{ 0x0486, 0xF145 }, /* R1158 - AIF1 DAC1 EQ Band 2 B */
{ 0x0487, 0x0B75 }, /* R1159 - AIF1 DAC1 EQ Band 2 C */
{ 0x0488, 0x01C5 }, /* R1160 - AIF1 DAC1 EQ Band 2 PG */
{ 0x0489, 0x1C58 }, /* R1161 - AIF1 DAC1 EQ Band 3 A */
{ 0x048A, 0xF373 }, /* R1162 - AIF1 DAC1 EQ Band 3 B */
{ 0x048B, 0x0A54 }, /* R1163 - AIF1 DAC1 EQ Band 3 C */
{ 0x048C, 0x0558 }, /* R1164 - AIF1 DAC1 EQ Band 3 PG */
{ 0x048D, 0x168E }, /* R1165 - AIF1 DAC1 EQ Band 4 A */
{ 0x048E, 0xF829 }, /* R1166 - AIF1 DAC1 EQ Band 4 B */
{ 0x048F, 0x07AD }, /* R1167 - AIF1 DAC1 EQ Band 4 C */
{ 0x0490, 0x1103 }, /* R1168 - AIF1 DAC1 EQ Band 4 PG */
{ 0x0491, 0x0564 }, /* R1169 - AIF1 DAC1 EQ Band 5 A */
{ 0x0492, 0x0559 }, /* R1170 - AIF1 DAC1 EQ Band 5 B */
{ 0x0493, 0x4000 }, /* R1171 - AIF1 DAC1 EQ Band 5 PG */
{ 0x0494, 0x0000 }, /* R1172 - AIF1 DAC1 EQ Band 1 C */
{ 0x04A0, 0x6318 }, /* R1184 - AIF1 DAC2 EQ Gains (1) */
{ 0x04A1, 0x6300 }, /* R1185 - AIF1 DAC2 EQ Gains (2) */
{ 0x04A2, 0x0FCA }, /* R1186 - AIF1 DAC2 EQ Band 1 A */
{ 0x04A3, 0x0400 }, /* R1187 - AIF1 DAC2 EQ Band 1 B */
{ 0x04A4, 0x00D8 }, /* R1188 - AIF1 DAC2 EQ Band 1 PG */
{ 0x04A5, 0x1EB5 }, /* R1189 - AIF1 DAC2 EQ Band 2 A */
{ 0x04A6, 0xF145 }, /* R1190 - AIF1 DAC2 EQ Band 2 B */
{ 0x04A7, 0x0B75 }, /* R1191 - AIF1 DAC2 EQ Band 2 C */
{ 0x04A8, 0x01C5 }, /* R1192 - AIF1 DAC2 EQ Band 2 PG */
{ 0x04A9, 0x1C58 }, /* R1193 - AIF1 DAC2 EQ Band 3 A */
{ 0x04AA, 0xF373 }, /* R1194 - AIF1 DAC2 EQ Band 3 B */
{ 0x04AB, 0x0A54 }, /* R1195 - AIF1 DAC2 EQ Band 3 C */
{ 0x04AC, 0x0558 }, /* R1196 - AIF1 DAC2 EQ Band 3 PG */
{ 0x04AD, 0x168E }, /* R1197 - AIF1 DAC2 EQ Band 4 A */
{ 0x04AE, 0xF829 }, /* R1198 - AIF1 DAC2 EQ Band 4 B */
{ 0x04AF, 0x07AD }, /* R1199 - AIF1 DAC2 EQ Band 4 C */
{ 0x04B0, 0x1103 }, /* R1200 - AIF1 DAC2 EQ Band 4 PG */
{ 0x04B1, 0x0564 }, /* R1201 - AIF1 DAC2 EQ Band 5 A */
{ 0x04B2, 0x0559 }, /* R1202 - AIF1 DAC2 EQ Band 5 B */
{ 0x04B3, 0x4000 }, /* R1203 - AIF1 DAC2 EQ Band 5 PG */
{ 0x04B4, 0x0000 }, /* R1204 - AIF1 DAC2EQ Band 1 C */
{ 0x0500, 0x00C0 }, /* R1280 - AIF2 ADC Left Volume */
{ 0x0501, 0x00C0 }, /* R1281 - AIF2 ADC Right Volume */
{ 0x0502, 0x00C0 }, /* R1282 - AIF2 DAC Left Volume */
{ 0x0503, 0x00C0 }, /* R1283 - AIF2 DAC Right Volume */
{ 0x0510, 0x0000 }, /* R1296 - AIF2 ADC Filters */
{ 0x0520, 0x0200 }, /* R1312 - AIF2 DAC Filters (1) */
{ 0x0521, 0x0010 }, /* R1313 - AIF2 DAC Filters (2) */
{ 0x0530, 0x0068 }, /* R1328 - AIF2 DAC Noise Gate */
{ 0x0540, 0x0098 }, /* R1344 - AIF2 DRC (1) */
{ 0x0541, 0x0845 }, /* R1345 - AIF2 DRC (2) */
{ 0x0542, 0x0000 }, /* R1346 - AIF2 DRC (3) */
{ 0x0543, 0x0000 }, /* R1347 - AIF2 DRC (4) */
{ 0x0544, 0x0000 }, /* R1348 - AIF2 DRC (5) */
{ 0x0580, 0x6318 }, /* R1408 - AIF2 EQ Gains (1) */
{ 0x0581, 0x6300 }, /* R1409 - AIF2 EQ Gains (2) */
{ 0x0582, 0x0FCA }, /* R1410 - AIF2 EQ Band 1 A */
{ 0x0583, 0x0400 }, /* R1411 - AIF2 EQ Band 1 B */
{ 0x0584, 0x00D8 }, /* R1412 - AIF2 EQ Band 1 PG */
{ 0x0585, 0x1EB5 }, /* R1413 - AIF2 EQ Band 2 A */
{ 0x0586, 0xF145 }, /* R1414 - AIF2 EQ Band 2 B */
{ 0x0587, 0x0B75 }, /* R1415 - AIF2 EQ Band 2 C */
{ 0x0588, 0x01C5 }, /* R1416 - AIF2 EQ Band 2 PG */
{ 0x0589, 0x1C58 }, /* R1417 - AIF2 EQ Band 3 A */
{ 0x058A, 0xF373 }, /* R1418 - AIF2 EQ Band 3 B */
{ 0x058B, 0x0A54 }, /* R1419 - AIF2 EQ Band 3 C */
{ 0x058C, 0x0558 }, /* R1420 - AIF2 EQ Band 3 PG */
{ 0x058D, 0x168E }, /* R1421 - AIF2 EQ Band 4 A */
{ 0x058E, 0xF829 }, /* R1422 - AIF2 EQ Band 4 B */
{ 0x058F, 0x07AD }, /* R1423 - AIF2 EQ Band 4 C */
{ 0x0590, 0x1103 }, /* R1424 - AIF2 EQ Band 4 PG */
{ 0x0591, 0x0564 }, /* R1425 - AIF2 EQ Band 5 A */
{ 0x0592, 0x0559 }, /* R1426 - AIF2 EQ Band 5 B */
{ 0x0593, 0x4000 }, /* R1427 - AIF2 EQ Band 5 PG */
{ 0x0594, 0x0000 }, /* R1428 - AIF2 EQ Band 1 C */
{ 0x0600, 0x0000 }, /* R1536 - DAC1 Mixer Volumes */
{ 0x0601, 0x0000 }, /* R1537 - DAC1 Left Mixer Routing */
{ 0x0602, 0x0000 }, /* R1538 - DAC1 Right Mixer Routing */
{ 0x0603, 0x0000 }, /* R1539 - DAC2 Mixer Volumes */
{ 0x0604, 0x0000 }, /* R1540 - DAC2 Left Mixer Routing */
{ 0x0605, 0x0000 }, /* R1541 - DAC2 Right Mixer Routing */
{ 0x0606, 0x0000 }, /* R1542 - AIF1 ADC1 Left Mixer Routing */
{ 0x0607, 0x0000 }, /* R1543 - AIF1 ADC1 Right Mixer Routing */
{ 0x0608, 0x0000 }, /* R1544 - AIF1 ADC2 Left Mixer Routing */
{ 0x0609, 0x0000 }, /* R1545 - AIF1 ADC2 Right mixer Routing */
{ 0x0610, 0x02C0 }, /* R1552 - DAC1 Left Volume */
{ 0x0611, 0x02C0 }, /* R1553 - DAC1 Right Volume */
{ 0x0612, 0x02C0 }, /* R1554 - DAC2 Left Volume */
{ 0x0613, 0x02C0 }, /* R1555 - DAC2 Right Volume */
{ 0x0614, 0x0000 }, /* R1556 - DAC Softmute */
{ 0x0620, 0x0002 }, /* R1568 - Oversampling */
{ 0x0621, 0x0000 }, /* R1569 - Sidetone */
{ 0x0700, 0x8100 }, /* R1792 - GPIO 1 */
{ 0x0701, 0xA101 }, /* R1793 - Pull Control (MCLK2) */
{ 0x0702, 0xA101 }, /* R1794 - Pull Control (BCLK2) */
{ 0x0703, 0xA101 }, /* R1795 - Pull Control (DACLRCLK2) */
{ 0x0704, 0xA101 }, /* R1796 - Pull Control (DACDAT2) */
{ 0x0705, 0xA101 }, /* R1797 - GPIO 6 */
{ 0x0707, 0xA101 }, /* R1799 - GPIO 8 */
{ 0x0708, 0xA101 }, /* R1800 - GPIO 9 */
{ 0x0709, 0xA101 }, /* R1801 - GPIO 10 */
{ 0x070A, 0xA101 }, /* R1802 - GPIO 11 */
{ 0x0720, 0x0000 }, /* R1824 - Pull Control (1) */
{ 0x0721, 0x0156 }, /* R1825 - Pull Control (2) */
{ 0x0738, 0x07FF }, /* R1848 - Interrupt Status 1 Mask */
{ 0x0739, 0xFFEF }, /* R1849 - Interrupt Status 2 Mask */
{ 0x0740, 0x0000 }, /* R1856 - Interrupt Control */
{ 0x0748, 0x003F }, /* R1864 - IRQ Debounce */
{ 0x0900, 0x1C00 }, /* R2304 - DSP2_Program */
{ 0x0901, 0x0000 }, /* R2305 - DSP2_Config */
{ 0x0A0D, 0x0000 }, /* R2573 - DSP2_ExecControl */
{ 0x2400, 0x003F }, /* R9216 - MBC Band 1 K (1) */
{ 0x2401, 0x8BD8 }, /* R9217 - MBC Band 1 K (2) */
{ 0x2402, 0x0032 }, /* R9218 - MBC Band 1 N1 (1) */
{ 0x2403, 0xF52D }, /* R9219 - MBC Band 1 N1 (2) */
{ 0x2404, 0x0065 }, /* R9220 - MBC Band 1 N2 (1) */
{ 0x2405, 0xAC8C }, /* R9221 - MBC Band 1 N2 (2) */
{ 0x2406, 0x006B }, /* R9222 - MBC Band 1 N3 (1) */
{ 0x2407, 0xE087 }, /* R9223 - MBC Band 1 N3 (2) */
{ 0x2408, 0x0072 }, /* R9224 - MBC Band 1 N4 (1) */
{ 0x2409, 0x1483 }, /* R9225 - MBC Band 1 N4 (2) */
{ 0x240A, 0x0072 }, /* R9226 - MBC Band 1 N5 (1) */
{ 0x240B, 0x1483 }, /* R9227 - MBC Band 1 N5 (2) */
{ 0x240C, 0x0043 }, /* R9228 - MBC Band 1 X1 (1) */
{ 0x240D, 0x3525 }, /* R9229 - MBC Band 1 X1 (2) */
{ 0x240E, 0x0006 }, /* R9230 - MBC Band 1 X2 (1) */
{ 0x240F, 0x6A4A }, /* R9231 - MBC Band 1 X2 (2) */
{ 0x2410, 0x0043 }, /* R9232 - MBC Band 1 X3 (1) */
{ 0x2411, 0x6079 }, /* R9233 - MBC Band 1 X3 (2) */
{ 0x2412, 0x000C }, /* R9234 - MBC Band 1 Attack (1) */
{ 0x2413, 0xCCCD }, /* R9235 - MBC Band 1 Attack (2) */
{ 0x2414, 0x0000 }, /* R9236 - MBC Band 1 Decay (1) */
{ 0x2415, 0x0800 }, /* R9237 - MBC Band 1 Decay (2) */
{ 0x2416, 0x003F }, /* R9238 - MBC Band 2 K (1) */
{ 0x2417, 0x8BD8 }, /* R9239 - MBC Band 2 K (2) */
{ 0x2418, 0x0032 }, /* R9240 - MBC Band 2 N1 (1) */
{ 0x2419, 0xF52D }, /* R9241 - MBC Band 2 N1 (2) */
{ 0x241A, 0x0065 }, /* R9242 - MBC Band 2 N2 (1) */
{ 0x241B, 0xAC8C }, /* R9243 - MBC Band 2 N2 (2) */
{ 0x241C, 0x006B }, /* R9244 - MBC Band 2 N3 (1) */
{ 0x241D, 0xE087 }, /* R9245 - MBC Band 2 N3 (2) */
{ 0x241E, 0x0072 }, /* R9246 - MBC Band 2 N4 (1) */
{ 0x241F, 0x1483 }, /* R9247 - MBC Band 2 N4 (2) */
{ 0x2420, 0x0072 }, /* R9248 - MBC Band 2 N5 (1) */
{ 0x2421, 0x1483 }, /* R9249 - MBC Band 2 N5 (2) */
{ 0x2422, 0x0043 }, /* R9250 - MBC Band 2 X1 (1) */
{ 0x2423, 0x3525 }, /* R9251 - MBC Band 2 X1 (2) */
{ 0x2424, 0x0006 }, /* R9252 - MBC Band 2 X2 (1) */
{ 0x2425, 0x6A4A }, /* R9253 - MBC Band 2 X2 (2) */
{ 0x2426, 0x0043 }, /* R9254 - MBC Band 2 X3 (1) */
{ 0x2427, 0x6079 }, /* R9255 - MBC Band 2 X3 (2) */
{ 0x2428, 0x000C }, /* R9256 - MBC Band 2 Attack (1) */
{ 0x2429, 0xCCCD }, /* R9257 - MBC Band 2 Attack (2) */
{ 0x242A, 0x0000 }, /* R9258 - MBC Band 2 Decay (1) */
{ 0x242B, 0x0800 }, /* R9259 - MBC Band 2 Decay (2) */
{ 0x242C, 0x005A }, /* R9260 - MBC_B2_PG2 (1) */
{ 0x242D, 0x7EFA }, /* R9261 - MBC_B2_PG2 (2) */
{ 0x242E, 0x005A }, /* R9262 - MBC_B1_PG2 (1) */
{ 0x242F, 0x7EFA }, /* R9263 - MBC_B1_PG2 (2) */
{ 0x2600, 0x00A7 }, /* R9728 - MBC Crossover (1) */
{ 0x2601, 0x0D1C }, /* R9729 - MBC Crossover (2) */
{ 0x2602, 0x0083 }, /* R9730 - MBC HPF (1) */
{ 0x2603, 0x98AD }, /* R9731 - MBC HPF (2) */
{ 0x2606, 0x0008 }, /* R9734 - MBC LPF (1) */
{ 0x2607, 0xE7A2 }, /* R9735 - MBC LPF (2) */
{ 0x260A, 0x0055 }, /* R9738 - MBC RMS Limit (1) */
{ 0x260B, 0x8C4B }, /* R9739 - MBC RMS Limit (2) */
};
static bool wm1811_readable_register(struct device *dev, unsigned int reg)
{
switch (reg) {
case WM8994_SOFTWARE_RESET:
case WM8994_POWER_MANAGEMENT_1:
case WM8994_POWER_MANAGEMENT_2:
case WM8994_POWER_MANAGEMENT_3:
case WM8994_POWER_MANAGEMENT_4:
case WM8994_POWER_MANAGEMENT_5:
case WM8994_POWER_MANAGEMENT_6:
case WM8994_INPUT_MIXER_1:
case WM8994_LEFT_LINE_INPUT_1_2_VOLUME:
case WM8994_LEFT_LINE_INPUT_3_4_VOLUME:
case WM8994_RIGHT_LINE_INPUT_1_2_VOLUME:
case WM8994_RIGHT_LINE_INPUT_3_4_VOLUME:
case WM8994_LEFT_OUTPUT_VOLUME:
case WM8994_RIGHT_OUTPUT_VOLUME:
case WM8994_LINE_OUTPUTS_VOLUME:
case WM8994_HPOUT2_VOLUME:
case WM8994_LEFT_OPGA_VOLUME:
case WM8994_RIGHT_OPGA_VOLUME:
case WM8994_SPKMIXL_ATTENUATION:
case WM8994_SPKMIXR_ATTENUATION:
case WM8994_SPKOUT_MIXERS:
case WM8994_CLASSD:
case WM8994_SPEAKER_VOLUME_LEFT:
case WM8994_SPEAKER_VOLUME_RIGHT:
case WM8994_INPUT_MIXER_2:
case WM8994_INPUT_MIXER_3:
case WM8994_INPUT_MIXER_4:
case WM8994_INPUT_MIXER_5:
case WM8994_INPUT_MIXER_6:
case WM8994_OUTPUT_MIXER_1:
case WM8994_OUTPUT_MIXER_2:
case WM8994_OUTPUT_MIXER_3:
case WM8994_OUTPUT_MIXER_4:
case WM8994_OUTPUT_MIXER_5:
case WM8994_OUTPUT_MIXER_6:
case WM8994_HPOUT2_MIXER:
case WM8994_LINE_MIXER_1:
case WM8994_LINE_MIXER_2:
case WM8994_SPEAKER_MIXER:
case WM8994_ADDITIONAL_CONTROL:
case WM8994_ANTIPOP_1:
case WM8994_ANTIPOP_2:
case WM8994_LDO_1:
case WM8994_LDO_2:
case WM8958_MICBIAS1:
case WM8958_MICBIAS2:
case WM8994_CHARGE_PUMP_1:
case WM8958_CHARGE_PUMP_2:
case WM8994_CLASS_W_1:
case WM8994_DC_SERVO_1:
case WM8994_DC_SERVO_2:
case WM8994_DC_SERVO_READBACK:
case WM8994_DC_SERVO_4:
case WM8994_DC_SERVO_4E:
case WM8994_ANALOGUE_HP_1:
case WM8958_MIC_DETECT_1:
case WM8958_MIC_DETECT_2:
case WM8958_MIC_DETECT_3:
case WM8994_CHIP_REVISION:
case WM8994_CONTROL_INTERFACE:
case WM8994_AIF1_CLOCKING_1:
case WM8994_AIF1_CLOCKING_2:
case WM8994_AIF2_CLOCKING_1:
case WM8994_AIF2_CLOCKING_2:
case WM8994_CLOCKING_1:
case WM8994_CLOCKING_2:
case WM8994_AIF1_RATE:
case WM8994_AIF2_RATE:
case WM8994_RATE_STATUS:
case WM8994_FLL1_CONTROL_1:
case WM8994_FLL1_CONTROL_2:
case WM8994_FLL1_CONTROL_3:
case WM8994_FLL1_CONTROL_4:
case WM8994_FLL1_CONTROL_5:
case WM8958_FLL1_EFS_1:
case WM8958_FLL1_EFS_2:
case WM8994_FLL2_CONTROL_1:
case WM8994_FLL2_CONTROL_2:
case WM8994_FLL2_CONTROL_3:
case WM8994_FLL2_CONTROL_4:
case WM8994_FLL2_CONTROL_5:
case WM8958_FLL2_EFS_1:
case WM8958_FLL2_EFS_2:
case WM8994_AIF1_CONTROL_1:
case WM8994_AIF1_CONTROL_2:
case WM8994_AIF1_MASTER_SLAVE:
case WM8994_AIF1_BCLK:
case WM8994_AIF1ADC_LRCLK:
case WM8994_AIF1DAC_LRCLK:
case WM8994_AIF1DAC_DATA:
case WM8994_AIF1ADC_DATA:
case WM8994_AIF2_CONTROL_1:
case WM8994_AIF2_CONTROL_2:
case WM8994_AIF2_MASTER_SLAVE:
case WM8994_AIF2_BCLK:
case WM8994_AIF2ADC_LRCLK:
case WM8994_AIF2DAC_LRCLK:
case WM8994_AIF2DAC_DATA:
case WM8994_AIF2ADC_DATA:
case WM1811_AIF2TX_CONTROL:
case WM8958_AIF3_CONTROL_1:
case WM8958_AIF3_CONTROL_2:
case WM8958_AIF3DAC_DATA:
case WM8958_AIF3ADC_DATA:
case WM8994_AIF1_ADC1_LEFT_VOLUME:
case WM8994_AIF1_ADC1_RIGHT_VOLUME:
case WM8994_AIF1_DAC1_LEFT_VOLUME:
case WM8994_AIF1_DAC1_RIGHT_VOLUME:
case WM8994_AIF1_ADC1_FILTERS:
case WM8994_AIF1_DAC1_FILTERS_1:
case WM8994_AIF1_DAC1_FILTERS_2:
case WM8958_AIF1_DAC1_NOISE_GATE:
case WM8994_AIF1_DRC1_1:
case WM8994_AIF1_DRC1_2:
case WM8994_AIF1_DRC1_3:
case WM8994_AIF1_DRC1_4:
case WM8994_AIF1_DRC1_5:
case WM8994_AIF1_DAC1_EQ_GAINS_1:
case WM8994_AIF1_DAC1_EQ_GAINS_2:
case WM8994_AIF1_DAC1_EQ_BAND_1_A:
case WM8994_AIF1_DAC1_EQ_BAND_1_B:
case WM8994_AIF1_DAC1_EQ_BAND_1_PG:
case WM8994_AIF1_DAC1_EQ_BAND_2_A:
case WM8994_AIF1_DAC1_EQ_BAND_2_B:
case WM8994_AIF1_DAC1_EQ_BAND_2_C:
case WM8994_AIF1_DAC1_EQ_BAND_2_PG:
case WM8994_AIF1_DAC1_EQ_BAND_3_A:
case WM8994_AIF1_DAC1_EQ_BAND_3_B:
case WM8994_AIF1_DAC1_EQ_BAND_3_C:
case WM8994_AIF1_DAC1_EQ_BAND_3_PG:
case WM8994_AIF1_DAC1_EQ_BAND_4_A:
case WM8994_AIF1_DAC1_EQ_BAND_4_B:
case WM8994_AIF1_DAC1_EQ_BAND_4_C:
case WM8994_AIF1_DAC1_EQ_BAND_4_PG:
case WM8994_AIF1_DAC1_EQ_BAND_5_A:
case WM8994_AIF1_DAC1_EQ_BAND_5_B:
case WM8994_AIF1_DAC1_EQ_BAND_5_PG:
case WM8994_AIF1_DAC1_EQ_BAND_1_C:
case WM8994_AIF2_ADC_LEFT_VOLUME:
case WM8994_AIF2_ADC_RIGHT_VOLUME:
case WM8994_AIF2_DAC_LEFT_VOLUME:
case WM8994_AIF2_DAC_RIGHT_VOLUME:
case WM8994_AIF2_ADC_FILTERS:
case WM8994_AIF2_DAC_FILTERS_1:
case WM8994_AIF2_DAC_FILTERS_2:
case WM8958_AIF2_DAC_NOISE_GATE:
case WM8994_AIF2_DRC_1:
case WM8994_AIF2_DRC_2:
case WM8994_AIF2_DRC_3:
case WM8994_AIF2_DRC_4:
case WM8994_AIF2_DRC_5:
case WM8994_AIF2_EQ_GAINS_1:
case WM8994_AIF2_EQ_GAINS_2:
case WM8994_AIF2_EQ_BAND_1_A:
case WM8994_AIF2_EQ_BAND_1_B:
case WM8994_AIF2_EQ_BAND_1_PG:
case WM8994_AIF2_EQ_BAND_2_A:
case WM8994_AIF2_EQ_BAND_2_B:
case WM8994_AIF2_EQ_BAND_2_C:
case WM8994_AIF2_EQ_BAND_2_PG:
case WM8994_AIF2_EQ_BAND_3_A:
case WM8994_AIF2_EQ_BAND_3_B:
case WM8994_AIF2_EQ_BAND_3_C:
case WM8994_AIF2_EQ_BAND_3_PG:
case WM8994_AIF2_EQ_BAND_4_A:
case WM8994_AIF2_EQ_BAND_4_B:
case WM8994_AIF2_EQ_BAND_4_C:
case WM8994_AIF2_EQ_BAND_4_PG:
case WM8994_AIF2_EQ_BAND_5_A:
case WM8994_AIF2_EQ_BAND_5_B:
case WM8994_AIF2_EQ_BAND_5_PG:
case WM8994_AIF2_EQ_BAND_1_C:
case WM8994_DAC1_MIXER_VOLUMES:
case WM8994_DAC1_LEFT_MIXER_ROUTING:
case WM8994_DAC1_RIGHT_MIXER_ROUTING:
case WM8994_DAC2_MIXER_VOLUMES:
case WM8994_DAC2_LEFT_MIXER_ROUTING:
case WM8994_DAC2_RIGHT_MIXER_ROUTING:
case WM8994_AIF1_ADC1_LEFT_MIXER_ROUTING:
case WM8994_AIF1_ADC1_RIGHT_MIXER_ROUTING:
case WM8994_DAC1_LEFT_VOLUME:
case WM8994_DAC1_RIGHT_VOLUME:
case WM8994_DAC2_LEFT_VOLUME:
case WM8994_DAC2_RIGHT_VOLUME:
case WM8994_DAC_SOFTMUTE:
case WM8994_OVERSAMPLING:
case WM8994_SIDETONE:
case WM8994_GPIO_1:
case WM8994_GPIO_2:
case WM8994_GPIO_3:
case WM8994_GPIO_4:
case WM8994_GPIO_5:
case WM8994_GPIO_6:
case WM8994_GPIO_8:
case WM8994_GPIO_9:
case WM8994_GPIO_10:
case WM8994_GPIO_11:
case WM8994_PULL_CONTROL_1:
case WM8994_PULL_CONTROL_2:
case WM8994_INTERRUPT_STATUS_1:
case WM8994_INTERRUPT_STATUS_2:
case WM8994_INTERRUPT_RAW_STATUS_2:
case WM8994_INTERRUPT_STATUS_1_MASK:
case WM8994_INTERRUPT_STATUS_2_MASK:
case WM8994_INTERRUPT_CONTROL:
case WM8994_IRQ_DEBOUNCE:
return true;
default:
return false;
}
}
static bool wm8994_readable_register(struct device *dev, unsigned int reg)
{
switch (reg) {
case WM8994_DC_SERVO_READBACK:
case WM8994_MICBIAS:
case WM8994_WRITE_SEQUENCER_CTRL_1:
case WM8994_WRITE_SEQUENCER_CTRL_2:
case WM8994_AIF1_ADC2_LEFT_VOLUME:
case WM8994_AIF1_ADC2_RIGHT_VOLUME:
case WM8994_AIF1_DAC2_LEFT_VOLUME:
case WM8994_AIF1_DAC2_RIGHT_VOLUME:
case WM8994_AIF1_ADC2_FILTERS:
case WM8994_AIF1_DAC2_FILTERS_1:
case WM8994_AIF1_DAC2_FILTERS_2:
case WM8958_AIF1_DAC2_NOISE_GATE:
case WM8994_AIF1_DRC2_1:
case WM8994_AIF1_DRC2_2:
case WM8994_AIF1_DRC2_3:
case WM8994_AIF1_DRC2_4:
case WM8994_AIF1_DRC2_5:
case WM8994_AIF1_DAC2_EQ_GAINS_1:
case WM8994_AIF1_DAC2_EQ_GAINS_2:
case WM8994_AIF1_DAC2_EQ_BAND_1_A:
case WM8994_AIF1_DAC2_EQ_BAND_1_B:
case WM8994_AIF1_DAC2_EQ_BAND_1_PG:
case WM8994_AIF1_DAC2_EQ_BAND_2_A:
case WM8994_AIF1_DAC2_EQ_BAND_2_B:
case WM8994_AIF1_DAC2_EQ_BAND_2_C:
case WM8994_AIF1_DAC2_EQ_BAND_2_PG:
case WM8994_AIF1_DAC2_EQ_BAND_3_A:
case WM8994_AIF1_DAC2_EQ_BAND_3_B:
case WM8994_AIF1_DAC2_EQ_BAND_3_C:
case WM8994_AIF1_DAC2_EQ_BAND_3_PG:
case WM8994_AIF1_DAC2_EQ_BAND_4_A:
case WM8994_AIF1_DAC2_EQ_BAND_4_B:
case WM8994_AIF1_DAC2_EQ_BAND_4_C:
case WM8994_AIF1_DAC2_EQ_BAND_4_PG:
case WM8994_AIF1_DAC2_EQ_BAND_5_A:
case WM8994_AIF1_DAC2_EQ_BAND_5_B:
case WM8994_AIF1_DAC2_EQ_BAND_5_PG:
case WM8994_AIF1_DAC2_EQ_BAND_1_C:
case WM8994_DAC2_MIXER_VOLUMES:
case WM8994_DAC2_LEFT_MIXER_ROUTING:
case WM8994_DAC2_RIGHT_MIXER_ROUTING:
case WM8994_AIF1_ADC2_LEFT_MIXER_ROUTING:
case WM8994_AIF1_ADC2_RIGHT_MIXER_ROUTING:
case WM8994_DAC2_LEFT_VOLUME:
case WM8994_DAC2_RIGHT_VOLUME:
return true;
default:
return wm1811_readable_register(dev, reg);
}
}
static bool wm8958_readable_register(struct device *dev, unsigned int reg)
{
switch (reg) {
case WM8958_DSP2_PROGRAM:
case WM8958_DSP2_CONFIG:
case WM8958_DSP2_MAGICNUM:
case WM8958_DSP2_RELEASEYEAR:
case WM8958_DSP2_RELEASEMONTHDAY:
case WM8958_DSP2_RELEASETIME:
case WM8958_DSP2_VERMAJMIN:
case WM8958_DSP2_VERBUILD:
case WM8958_DSP2_TESTREG:
case WM8958_DSP2_XORREG:
case WM8958_DSP2_SHIFTMAXX:
case WM8958_DSP2_SHIFTMAXY:
case WM8958_DSP2_SHIFTMAXZ:
case WM8958_DSP2_SHIFTMAXEXTLO:
case WM8958_DSP2_AESSELECT:
case WM8958_DSP2_EXECCONTROL:
case WM8958_DSP2_SAMPLEBREAK:
case WM8958_DSP2_COUNTBREAK:
case WM8958_DSP2_INTSTATUS:
case WM8958_DSP2_EVENTSTATUS:
case WM8958_DSP2_INTMASK:
case WM8958_DSP2_CONFIGDWIDTH:
case WM8958_DSP2_CONFIGINSTR:
case WM8958_DSP2_CONFIGDMEM:
case WM8958_DSP2_CONFIGDELAYS:
case WM8958_DSP2_CONFIGNUMIO:
case WM8958_DSP2_CONFIGEXTDEPTH:
case WM8958_DSP2_CONFIGMULTIPLIER:
case WM8958_DSP2_CONFIGCTRLDWIDTH:
case WM8958_DSP2_CONFIGPIPELINE:
case WM8958_DSP2_SHIFTMAXEXTHI:
case WM8958_DSP2_SWVERSIONREG:
case WM8958_DSP2_CONFIGXMEM:
case WM8958_DSP2_CONFIGYMEM:
case WM8958_DSP2_CONFIGZMEM:
case WM8958_FW_BUILD_1:
case WM8958_FW_BUILD_0:
case WM8958_FW_ID_1:
case WM8958_FW_ID_0:
case WM8958_FW_MAJOR_1:
case WM8958_FW_MAJOR_0:
case WM8958_FW_MINOR_1:
case WM8958_FW_MINOR_0:
case WM8958_FW_PATCH_1:
case WM8958_FW_PATCH_0:
case WM8958_MBC_BAND_1_K_1:
case WM8958_MBC_BAND_1_K_2:
case WM8958_MBC_BAND_1_N1_1:
case WM8958_MBC_BAND_1_N1_2:
case WM8958_MBC_BAND_1_N2_1:
case WM8958_MBC_BAND_1_N2_2:
case WM8958_MBC_BAND_1_N3_1:
case WM8958_MBC_BAND_1_N3_2:
case WM8958_MBC_BAND_1_N4_1:
case WM8958_MBC_BAND_1_N4_2:
case WM8958_MBC_BAND_1_N5_1:
case WM8958_MBC_BAND_1_N5_2:
case WM8958_MBC_BAND_1_X1_1:
case WM8958_MBC_BAND_1_X1_2:
case WM8958_MBC_BAND_1_X2_1:
case WM8958_MBC_BAND_1_X2_2:
case WM8958_MBC_BAND_1_X3_1:
case WM8958_MBC_BAND_1_X3_2:
case WM8958_MBC_BAND_1_ATTACK_1:
case WM8958_MBC_BAND_1_ATTACK_2:
case WM8958_MBC_BAND_1_DECAY_1:
case WM8958_MBC_BAND_1_DECAY_2:
case WM8958_MBC_BAND_2_K_1:
case WM8958_MBC_BAND_2_K_2:
case WM8958_MBC_BAND_2_N1_1:
case WM8958_MBC_BAND_2_N1_2:
case WM8958_MBC_BAND_2_N2_1:
case WM8958_MBC_BAND_2_N2_2:
case WM8958_MBC_BAND_2_N3_1:
case WM8958_MBC_BAND_2_N3_2:
case WM8958_MBC_BAND_2_N4_1:
case WM8958_MBC_BAND_2_N4_2:
case WM8958_MBC_BAND_2_N5_1:
case WM8958_MBC_BAND_2_N5_2:
case WM8958_MBC_BAND_2_X1_1:
case WM8958_MBC_BAND_2_X1_2:
case WM8958_MBC_BAND_2_X2_1:
case WM8958_MBC_BAND_2_X2_2:
case WM8958_MBC_BAND_2_X3_1:
case WM8958_MBC_BAND_2_X3_2:
case WM8958_MBC_BAND_2_ATTACK_1:
case WM8958_MBC_BAND_2_ATTACK_2:
case WM8958_MBC_BAND_2_DECAY_1:
case WM8958_MBC_BAND_2_DECAY_2:
case WM8958_MBC_B2_PG2_1:
case WM8958_MBC_B2_PG2_2:
case WM8958_MBC_B1_PG2_1:
case WM8958_MBC_B1_PG2_2:
case WM8958_MBC_CROSSOVER_1:
case WM8958_MBC_CROSSOVER_2:
case WM8958_MBC_HPF_1:
case WM8958_MBC_HPF_2:
case WM8958_MBC_LPF_1:
case WM8958_MBC_LPF_2:
case WM8958_MBC_RMS_LIMIT_1:
case WM8958_MBC_RMS_LIMIT_2:
return true;
default:
return wm8994_readable_register(dev, reg);
}
}
static bool wm8994_volatile_register(struct device *dev, unsigned int reg)
{
switch (reg) {
case WM8994_SOFTWARE_RESET:
case WM8994_DC_SERVO_1:
case WM8994_DC_SERVO_READBACK:
case WM8994_RATE_STATUS:
case WM8958_MIC_DETECT_3:
case WM8994_DC_SERVO_4E:
case WM8994_INTERRUPT_STATUS_1:
case WM8994_INTERRUPT_STATUS_2:
return true;
default:
return false;
}
}
static bool wm1811_volatile_register(struct device *dev, unsigned int reg)
{
struct wm8994 *wm8994 = dev_get_drvdata(dev);
switch (reg) {
case WM8994_GPIO_6:
if (wm8994->cust_id > 1 || wm8994->revision > 1)
return true;
else
return false;
default:
return wm8994_volatile_register(dev, reg);
}
}
static bool wm8958_volatile_register(struct device *dev, unsigned int reg)
{
switch (reg) {
case WM8958_DSP2_MAGICNUM:
case WM8958_DSP2_RELEASEYEAR:
case WM8958_DSP2_RELEASEMONTHDAY:
case WM8958_DSP2_RELEASETIME:
case WM8958_DSP2_VERMAJMIN:
case WM8958_DSP2_VERBUILD:
case WM8958_DSP2_EXECCONTROL:
case WM8958_DSP2_SWVERSIONREG:
case WM8958_DSP2_CONFIGXMEM:
case WM8958_DSP2_CONFIGYMEM:
case WM8958_DSP2_CONFIGZMEM:
case WM8958_FW_BUILD_1:
case WM8958_FW_BUILD_0:
case WM8958_FW_ID_1:
case WM8958_FW_ID_0:
case WM8958_FW_MAJOR_1:
case WM8958_FW_MAJOR_0:
case WM8958_FW_MINOR_1:
case WM8958_FW_MINOR_0:
case WM8958_FW_PATCH_1:
case WM8958_FW_PATCH_0:
return true;
default:
return wm8994_volatile_register(dev, reg);
}
}
struct regmap_config wm1811_regmap_config = {
.reg_bits = 16,
.val_bits = 16,
.cache_type = REGCACHE_RBTREE,
.reg_defaults = wm1811_defaults,
.num_reg_defaults = ARRAY_SIZE(wm1811_defaults),
.max_register = WM8994_MAX_REGISTER,
.volatile_reg = wm1811_volatile_register,
.readable_reg = wm1811_readable_register,
};
struct regmap_config wm8994_regmap_config = {
.reg_bits = 16,
.val_bits = 16,
.cache_type = REGCACHE_RBTREE,
.reg_defaults = wm8994_defaults,
.num_reg_defaults = ARRAY_SIZE(wm8994_defaults),
.max_register = WM8994_MAX_REGISTER,
.volatile_reg = wm8994_volatile_register,
.readable_reg = wm8994_readable_register,
};
struct regmap_config wm8958_regmap_config = {
.reg_bits = 16,
.val_bits = 16,
.cache_type = REGCACHE_RBTREE,
.reg_defaults = wm8958_defaults,
.num_reg_defaults = ARRAY_SIZE(wm8958_defaults),
.max_register = WM8994_MAX_REGISTER,
.volatile_reg = wm8958_volatile_register,
.readable_reg = wm8958_readable_register,
};
struct regmap_config wm8994_base_regmap_config = {
.reg_bits = 16,
.val_bits = 16,
};