Blame view

kernel/linux-imx6_3.14.28/drivers/edac/octeon_edac-pci.c 2.74 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
  /*
   * This file is subject to the terms and conditions of the GNU General Public
   * License.  See the file "COPYING" in the main directory of this archive
   * for more details.
   *
   * Copyright (C) 2012 Cavium, Inc.
   * Copyright (C) 2009 Wind River Systems,
   *   written by Ralf Baechle <ralf@linux-mips.org>
   */
  #include <linux/module.h>
  #include <linux/init.h>
  #include <linux/slab.h>
  #include <linux/io.h>
  #include <linux/edac.h>
  
  #include <asm/octeon/cvmx.h>
  #include <asm/octeon/cvmx-npi-defs.h>
  #include <asm/octeon/cvmx-pci-defs.h>
  #include <asm/octeon/octeon.h>
  
  #include "edac_core.h"
  #include "edac_module.h"
  
  static void octeon_pci_poll(struct edac_pci_ctl_info *pci)
  {
  	union cvmx_pci_cfg01 cfg01;
  
  	cfg01.u32 = octeon_npi_read32(CVMX_NPI_PCI_CFG01);
  	if (cfg01.s.dpe) {		/* Detected parity error */
  		edac_pci_handle_pe(pci, pci->ctl_name);
  		cfg01.s.dpe = 1;		/* Reset  */
  		octeon_npi_write32(CVMX_NPI_PCI_CFG01, cfg01.u32);
  	}
  	if (cfg01.s.sse) {
  		edac_pci_handle_npe(pci, "Signaled System Error");
  		cfg01.s.sse = 1;		/* Reset */
  		octeon_npi_write32(CVMX_NPI_PCI_CFG01, cfg01.u32);
  	}
  	if (cfg01.s.rma) {
  		edac_pci_handle_npe(pci, "Received Master Abort");
  		cfg01.s.rma = 1;		/* Reset */
  		octeon_npi_write32(CVMX_NPI_PCI_CFG01, cfg01.u32);
  	}
  	if (cfg01.s.rta) {
  		edac_pci_handle_npe(pci, "Received Target Abort");
  		cfg01.s.rta = 1;		/* Reset */
  		octeon_npi_write32(CVMX_NPI_PCI_CFG01, cfg01.u32);
  	}
  	if (cfg01.s.sta) {
  		edac_pci_handle_npe(pci, "Signaled Target Abort");
  		cfg01.s.sta = 1;		/* Reset */
  		octeon_npi_write32(CVMX_NPI_PCI_CFG01, cfg01.u32);
  	}
  	if (cfg01.s.mdpe) {
  		edac_pci_handle_npe(pci, "Master Data Parity Error");
  		cfg01.s.mdpe = 1;		/* Reset */
  		octeon_npi_write32(CVMX_NPI_PCI_CFG01, cfg01.u32);
  	}
  }
  
  static int octeon_pci_probe(struct platform_device *pdev)
  {
  	struct edac_pci_ctl_info *pci;
  	int res = 0;
  
  	pci = edac_pci_alloc_ctl_info(0, "octeon_pci_err");
  	if (!pci)
  		return -ENOMEM;
  
  	pci->dev = &pdev->dev;
  	platform_set_drvdata(pdev, pci);
  	pci->dev_name = dev_name(&pdev->dev);
  
  	pci->mod_name = "octeon-pci";
  	pci->ctl_name = "octeon_pci_err";
  	pci->edac_check = octeon_pci_poll;
  
  	if (edac_pci_add_device(pci, 0) > 0) {
  		pr_err("%s: edac_pci_add_device() failed
  ", __func__);
  		goto err;
  	}
  
  	return 0;
  
  err:
  	edac_pci_free_ctl_info(pci);
  
  	return res;
  }
  
  static int octeon_pci_remove(struct platform_device *pdev)
  {
  	struct edac_pci_ctl_info *pci = platform_get_drvdata(pdev);
  
  	edac_pci_del_device(&pdev->dev);
  	edac_pci_free_ctl_info(pci);
  
  	return 0;
  }
  
  static struct platform_driver octeon_pci_driver = {
  	.probe = octeon_pci_probe,
  	.remove = octeon_pci_remove,
  	.driver = {
  		   .name = "octeon_pci_edac",
  	}
  };
  module_platform_driver(octeon_pci_driver);
  
  MODULE_LICENSE("GPL");
  MODULE_AUTHOR("Ralf Baechle <ralf@linux-mips.org>");