Blame view

bootloader/u-boot_2015_04/board/sc3/sc3nand.c 1.83 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
  /*
   * (C) Copyright 2007
   * Heiko Schocher, DENX Software Engineering, hs@denx.de.
   *
   * SPDX-License-Identifier:	GPL-2.0+
   */
  
  #include <common.h>
  
  #if defined(CONFIG_CMD_NAND)
  
  #include <nand.h>
  #include <asm/processor.h>
  
  #define readb(addr)	*(volatile u_char *)(addr)
  #define readl(addr)	*(volatile u_long *)(addr)
  #define writeb(d,addr)	*(volatile u_char *)(addr) = (d)
  
  #define SC3_NAND_ALE 29 /* GPIO PIN 3 */
  #define SC3_NAND_CLE 30	/* GPIO PIN 2 */
  #define SC3_NAND_CE  27 /* GPIO PIN 5 */
  
  static void *sc3_io_base;
  static void *sc3_control_base = (void *)0xEF600700;
  
  static void sc3_nand_hwcontrol(struct mtd_info *mtd, int cmd, unsigned int ctrl)
  {
  	struct nand_chip *this = mtd->priv;
  	if (ctrl & NAND_CTRL_CHANGE) {
  		if ( ctrl & NAND_CLE )
  			set_bit (SC3_NAND_CLE, sc3_control_base);
  		else
  			clear_bit (SC3_NAND_CLE, sc3_control_base);
  		if ( ctrl & NAND_ALE )
  			set_bit (SC3_NAND_ALE, sc3_control_base);
  		else
  			clear_bit (SC3_NAND_ALE, sc3_control_base);
  		if ( ctrl & NAND_NCE )
  			set_bit (SC3_NAND_CE, sc3_control_base);
  		else
  			clear_bit (SC3_NAND_CE, sc3_control_base);
  	}
  
  	if (cmd != NAND_CMD_NONE)
  		writeb(cmd, this->IO_ADDR_W);
  }
  
  static int sc3_nand_dev_ready(struct mtd_info *mtd)
  {
  	if (!(readl(sc3_control_base + 0x1C) & 0x4000))
  		return 0;
  	return 1;
  }
  
  static void sc3_select_chip(struct mtd_info *mtd, int chip)
  {
  	clear_bit (SC3_NAND_CE, sc3_control_base);
  }
  
  int board_nand_init(struct nand_chip *nand)
  {
  	nand->ecc.mode = NAND_ECC_SOFT;
  
  	sc3_io_base = (void *) CONFIG_SYS_NAND_BASE;
  	/* Set address of NAND IO lines (Using Linear Data Access Region) */
  	nand->IO_ADDR_R = (void __iomem *) sc3_io_base;
  	nand->IO_ADDR_W = (void __iomem *) sc3_io_base;
  	/* Reference hardware control function */
  	nand->cmd_ctrl  = sc3_nand_hwcontrol;
  	nand->dev_ready  = sc3_nand_dev_ready;
  	nand->select_chip = sc3_select_chip;
  	return 0;
  }
  #endif