Blame view

kernel/linux-imx6_3.14.28/arch/mips/mti-sead3/sead3-time.c 2.42 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
  /*
   * This file is subject to the terms and conditions of the GNU General Public
   * License.  See the file "COPYING" in the main directory of this archive
   * for more details.
   *
   * Copyright (C) 2012 MIPS Technologies, Inc.  All rights reserved.
   */
  #include <linux/init.h>
  
  #include <asm/cpu.h>
  #include <asm/setup.h>
  #include <asm/time.h>
  #include <asm/irq.h>
  #include <asm/mips-boards/generic.h>
  
  static int mips_cpu_timer_irq;
  static int mips_cpu_perf_irq;
  
  static void mips_timer_dispatch(void)
  {
  	do_IRQ(mips_cpu_timer_irq);
  }
  
  static void mips_perf_dispatch(void)
  {
  	do_IRQ(mips_cpu_perf_irq);
  }
  
  static void __iomem *status_reg = (void __iomem *)0xbf000410;
  
  /*
   * Estimate CPU frequency.  Sets mips_hpt_frequency as a side-effect.
   */
  static unsigned int __init estimate_cpu_frequency(void)
  {
  	unsigned int prid = read_c0_prid() & (PRID_COMP_MASK | PRID_IMP_MASK);
  	unsigned int tick = 0;
  	unsigned int freq;
  	unsigned int orig;
  	unsigned long flags;
  
  	local_irq_save(flags);
  
  	orig = readl(status_reg) & 0x2;		      /* get original sample */
  	/* wait for transition */
  	while ((readl(status_reg) & 0x2) == orig)
  		;
  	orig = orig ^ 0x2;			      /* flip the bit */
  
  	write_c0_count(0);
  
  	/* wait 1 second (the sampling clock transitions every 10ms) */
  	while (tick < 100) {
  		/* wait for transition */
  		while ((readl(status_reg) & 0x2) == orig)
  			;
  		orig = orig ^ 0x2;			      /* flip the bit */
  		tick++;
  	}
  
  	freq = read_c0_count();
  
  	local_irq_restore(flags);
  
  	mips_hpt_frequency = freq;
  
  	/* Adjust for processor */
  	if ((prid != (PRID_COMP_MIPS | PRID_IMP_20KC)) &&
  		(prid != (PRID_COMP_MIPS | PRID_IMP_25KF)))
  		freq *= 2;
  
  	freq += 5000;	     /* rounding */
  	freq -= freq%10000;
  
  	return freq ;
  }
  
  void read_persistent_clock(struct timespec *ts)
  {
  	ts->tv_sec = 0;
  	ts->tv_nsec = 0;
  }
  
  static void __init plat_perf_setup(void)
  {
  	if (cp0_perfcount_irq >= 0) {
  		if (cpu_has_vint)
  			set_vi_handler(cp0_perfcount_irq, mips_perf_dispatch);
  		mips_cpu_perf_irq = MIPS_CPU_IRQ_BASE + cp0_perfcount_irq;
  	}
  }
  
  unsigned int get_c0_compare_int(void)
  {
  	if (cpu_has_vint)
  		set_vi_handler(cp0_compare_irq, mips_timer_dispatch);
  	mips_cpu_timer_irq = MIPS_CPU_IRQ_BASE + cp0_compare_irq;
  	return mips_cpu_timer_irq;
  }
  
  void __init plat_time_init(void)
  {
  	unsigned int est_freq;
  
  	est_freq = estimate_cpu_frequency();
  
  	pr_debug("CPU frequency %d.%02d MHz
  ", (est_freq / 1000000),
  		(est_freq % 1000000) * 100 / 1000000);
  
  	mips_scroll_message();
  
  	plat_perf_setup();
  }