Blame view

kernel/linux-imx6_3.14.28/arch/arm/mach-imx/mm-imx1.c 1.84 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
  /*
   *  author: Sascha Hauer
   *  Created: april 20th, 2004
   *  Copyright: Synertronixx GmbH
   *
   *  Common code for i.MX1 machines
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License as published by
   * the Free Software Foundation; either version 2 of the License, or
   * (at your option) any later version.
   *
   * This program is distributed in the hope that it will be useful,
   * but WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   * GNU General Public License for more details.
   */
  #include <linux/kernel.h>
  #include <linux/init.h>
  #include <linux/io.h>
  #include <linux/pinctrl/machine.h>
  
  #include <asm/mach/map.h>
  
  #include "common.h"
  #include "devices/devices-common.h"
  #include "hardware.h"
  #include "iomux-v1.h"
  
  static struct map_desc imx_io_desc[] __initdata = {
  	imx_map_entry(MX1, IO, MT_DEVICE),
  };
  
  void __init mx1_map_io(void)
  {
  	iotable_init(imx_io_desc, ARRAY_SIZE(imx_io_desc));
  }
  
  void __init imx1_init_early(void)
  {
  	mxc_set_cpu_type(MXC_CPU_MX1);
  	imx_iomuxv1_init(MX1_IO_ADDRESS(MX1_GPIO_BASE_ADDR),
  			MX1_NUM_GPIO_PORT);
  }
  
  void __init mx1_init_irq(void)
  {
  	mxc_init_irq(MX1_IO_ADDRESS(MX1_AVIC_BASE_ADDR));
  }
  
  void __init imx1_soc_init(void)
  {
  	mxc_arch_reset_init(MX1_IO_ADDRESS(MX1_WDT_BASE_ADDR));
  	mxc_device_init();
  
  	mxc_register_gpio("imx1-gpio", 0, MX1_GPIO1_BASE_ADDR, SZ_256,
  						MX1_GPIO_INT_PORTA, 0);
  	mxc_register_gpio("imx1-gpio", 1, MX1_GPIO2_BASE_ADDR, SZ_256,
  						MX1_GPIO_INT_PORTB, 0);
  	mxc_register_gpio("imx1-gpio", 2, MX1_GPIO3_BASE_ADDR, SZ_256,
  						MX1_GPIO_INT_PORTC, 0);
  	mxc_register_gpio("imx1-gpio", 3, MX1_GPIO4_BASE_ADDR, SZ_256,
  						MX1_GPIO_INT_PORTD, 0);
  	imx_add_imx_dma("imx1-dma", MX1_DMA_BASE_ADDR,
  			MX1_DMA_INT, MX1_DMA_ERR);
  	pinctrl_provide_dummies();
  }