Blame view

kernel/linux-imx6_3.14.28/arch/arm/lib/io-writesw-armv3.S 2.14 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
  /*
   *  linux/arch/arm/lib/io-writesw-armv3.S
   *
   *  Copyright (C) 1995-2000 Russell King
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License version 2 as
   * published by the Free Software Foundation.
   */
  #include <linux/linkage.h>
  #include <asm/assembler.h>
  
  .Loutsw_bad_alignment:
  		adr	r0, .Loutsw_bad_align_msg
  		mov	r2, lr
  		b	panic
  .Loutsw_bad_align_msg:
  		.asciz	"outsw: bad buffer alignment (0x%p, lr=0x%08lX)
  "
  		.align
  
  .Loutsw_align:	tst	r1, #1
  		bne	.Loutsw_bad_alignment
  
  		add	r1, r1, #2
  
  		ldr	r3, [r1, #-4]
  		mov	r3, r3, lsr #16
  		orr	r3, r3, r3, lsl #16
  		str	r3, [r0]
  		subs	r2, r2, #1
  		moveq	pc, lr
  
  ENTRY(__raw_writesw)
  		teq	r2, #0		@ do we have to check for the zero len?
  		moveq	pc, lr
  		tst	r1, #3
  		bne	.Loutsw_align
  
  		stmfd	sp!, {r4, r5, r6, lr}
  
  		subs	r2, r2, #8
  		bmi	.Lno_outsw_8
  
  .Loutsw_8_lp:	ldmia	r1!, {r3, r4, r5, r6}
  
  		mov	ip, r3, lsl #16
  		orr	ip, ip, ip, lsr #16
  		str	ip, [r0]
  
  		mov	ip, r3, lsr #16
  		orr	ip, ip, ip, lsl #16
  		str	ip, [r0]
  
  		mov	ip, r4, lsl #16
  		orr	ip, ip, ip, lsr #16
  		str	ip, [r0]
  
  		mov	ip, r4, lsr #16
  		orr	ip, ip, ip, lsl #16
  		str	ip, [r0]
  
  		mov	ip, r5, lsl #16
  		orr	ip, ip, ip, lsr #16
  		str	ip, [r0]
  
  		mov	ip, r5, lsr #16
  		orr	ip, ip, ip, lsl #16
  		str	ip, [r0]
  
  		mov	ip, r6, lsl #16
  		orr	ip, ip, ip, lsr #16
  		str	ip, [r0]
  
  		mov	ip, r6, lsr #16
  		orr	ip, ip, ip, lsl #16
  		str	ip, [r0]
  
  		subs	r2, r2, #8
  		bpl	.Loutsw_8_lp
  
  		tst	r2, #7
  		ldmeqfd	sp!, {r4, r5, r6, pc}
  
  .Lno_outsw_8:	tst	r2, #4
  		beq	.Lno_outsw_4
  
  		ldmia	r1!, {r3, r4}
  
  		mov	ip, r3, lsl #16
  		orr	ip, ip, ip, lsr #16
  		str	ip, [r0]
  
  		mov	ip, r3, lsr #16
  		orr	ip, ip, ip, lsl #16
  		str	ip, [r0]
  
  		mov	ip, r4, lsl #16
  		orr	ip, ip, ip, lsr #16
  		str	ip, [r0]
  
  		mov	ip, r4, lsr #16
  		orr	ip, ip, ip, lsl #16
  		str	ip, [r0]
  
  .Lno_outsw_4:	tst	r2, #2
  		beq	.Lno_outsw_2
  
  		ldr	r3, [r1], #4
  
  		mov	ip, r3, lsl #16
  		orr	ip, ip, ip, lsr #16
  		str	ip, [r0]
  
  		mov	ip, r3, lsr #16
  		orr	ip, ip, ip, lsl #16
  		str	ip, [r0]
  
  .Lno_outsw_2:	tst	r2, #1
  
  		ldrne	r3, [r1]
  
  		movne	ip, r3, lsl #16
  		orrne	ip, ip, ip, lsr #16
  		strne	ip, [r0]
  
  		ldmfd	sp!, {r4, r5, r6, pc}